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ABSTRACT
ADVANCED SILICON CARBIDE BASED
FAULT-TOLERANT MULTILEVEL CONVERTERS

Ramin Katebi, B.S., M.S.
Marquette University, 2019
The number of safety-critical loads in electric power areas have been increasing
drastically in the last two decades. These loads include the emerging more-electric
aircrafts (MEA), uninterruptible power supplies (UPS), high-power medical instruments, electric and hybrid electric vehicles (EV/HEV) and ships for military
use, electric space rovers for space exploration and the like. This dissertation introduces two novel fault-tolerant three-level power converter topologies, named
advanced three-level active neutral point clamped converter (A3L-ANPC) and
advanced three-level active T-Type (A3L-ATT) converter. The goal of these converters is to increase the reliability of multilevel power converters used in safetycritical applications.
These new fault-tolerant multilevel power converters are derived from the
conventional ANPC and T-Type converter topologies. The topologies has significantly improved the fault-tolerant capability under any open circuit or certain
short-circuit faults in the power semiconductor devices. In addition, under healthy
condition, the redundant phase leg can be utilized to share overload current with
other main legs, which enhances the overload capability of the converter. The conduction losses in the power devices can be reduced by sharing the load current
with the redundant leg. Moreover, unlike other existing fault-tolerant power converters in the literature, full output voltages can be always obtained during faulttolerant operation. Experimental prototypes of both the A3L-ANPC and A3L-ATT
converters were built based on Silicon Carbide (SiC) MOSFETs. Experimental
results confirmed the anticipated performance of the novel three-level converter
topologies.
SiC MOSFET technology is at the forefront of significant advances in electric
power conversion. SiC MOSFETs switch significantly faster than the conventional
Silicon counterparts resulting in power converters with higher efficiency and increased switching frequencies. Low switching losses are one of the key characteristics of SiC technology. In this dissertation, hard and soft switching losses of a
high power SiC MOSFET module are measured and characterized at different voltage and current operating points to determine the maximum operating frequency
of the module. The purpose of characterizing the SiC MOSFET module is to determine the feasibility of very high frequency (200kHz-1MHz) power conversion
which may not be possible to be implemented in the conventional Silicon based
high power conversion. The results show that higher switching frequencies are
achievable with soft switching techniques in high power converters.
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CHAPTER 1
INTRODUCTION

1.1

Background
The number of safety-critical loads in electric power conversion area have

been increasing drastically in the past two decades. These loads include the emerging more-electric aircrafts (MEA), uninterruptible power supplies (UPS), high-power
medical instruments, electric and hybrid electric vehicles (EV/HEV) and ships for
military use, electric space rovers for space exploration and the like. Supplying
the sensitive loads without any interruption demands advanced power converters
that are able to sustain a power semiconductor fault.
Owning some inherent fault tolerance ability makes multilevel converters
very reliable when considering safety-critical power energy conversion applications. Moreover, adding some redundant power semiconductors in multilevel
converter topology enables additional fault tolerance capabilities. Multilevel converters are gaining popularity [1] because of their vast useful characteristics as
follows:
• Easy extension because of their modular build and structure.
• Better harmonic characteristics and reduced filter size due to generating a
waveform as close to a sinusoidal waveform as possible.
• Reduced transient voltage stress (dv/dt) which can improve Electromagnetic
Compatibility (EMC).
• Reduced switching losses as a result of lower switching frequency and a
lower voltage stress on the power devices.
• Some fault tolerance capability as a result of utilizing redundant switching
states.
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Various types of multilevel converters have been invented over the time.
They have been classified in different categories as shown in Fig.1.1 [2].

High Power Converters

Direct Conversion
(ACAC)

Matrix Converter

Cycloconverter

High Power
2Level VSI

Multilevel Matrix
Converters
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Unequal DC
Sources

Other

5LANPC

Figure 1.1: Multilevel Converter Classification [2]

Multilevel converter technology was introduced in a patent [3] describing
multilevel stepped waveform concept with a series-connected H-bridge, which is
also called, cascaded H-Bridge converter, in the late 1960s. The flying capacitor
topology was invented in 1969 [4]. Finally, the diode-clamped converter (DCC)
was first introduced in the 1978 [5]. The DCC concept eventually evolved into
the three-level neutral point clamped (3L-NPC) converter [6, 7]. 3L-NPC can be
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considered as the first real multilevel power converter for medium-voltage applications.
Fault-tolerant converters usually employ sophisticated control schemes and
redundant hardware to achieve certain level of fault tolerance. Employing extra semiconductor devices lead to more conduction and switching losses in faulttolerant converters. Selecting the right power semiconductors for the topology is
very important in order to reduce the conduction and switching losses. Also, it is
very critical to use the redundant hardware to achieve a more efficient converter
if possible. In other words, when the converter is running in a normal condition
(without fault) redundant hardware may be used to increase the efficiency of the
converter such as achieving soft switching.
A time-line of the power semiconductor evolution is shown in Table1.1 [8].
There has been a seamless progress in power semiconductor technology since the
invention of the first point contact transistor at Bell Lab on Germanium material
in 1948 [9]. Since then, the power semiconductor have progressed to tolerate more
current or voltage and improved to switch faster. Also, the modern power semiconductors are more reliable and rugged.
Silicon carbide (SiC) MOSFETs are the most promising semiconductor choice
for the fault-tolerant multilevel converters. That is because of various superior
properties over conventional Si power devices such as lower conduction and switching losses, higher temperature endurance, higher thermal conductivity and the
ability to share current between two or more parallel devices.
1.2

Dissertation Organization
This dissertation is based on two different project topics from the author’s

research period at Marquette University. The first topic is the investigation of faulttolerant multilevel converters. The second topic is investigating the characteristics
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Table 1.1: Key power semiconductor development in the last six decades [8]
Semiconductor
First BJT [9]
Fairchild BJT [9]
Thyristor/SCR [10]
MOSFET patented [11]
First GTO [10]
First MOSFET [12]
First IGBT [13]
First SiC Diode [14]
First IGCT [10]
First SiC GTO [15]
First ETO [16]
First CoolMOS [17]
SiC Diode [18]
Si IGBT + SiC SBD hybrid module [19]
10kV SiC MOSFET [20]
1.2kV SiC JFET
12kV SiC IGBT [21]
First 4.5kV SiC ETO [22]
EPC GaN [23]
1.2kV SiC MOSFET
1.2kV SiC MOSFET module [24]
Si IGBT + SiC SBD hybrid module
First 600V GaN [25]
15-22kV SiC GTO [26, 27]
22kV SiC IGBT [28]
22kV SiC ETO [29]

Year Reported
1948
D
1948
1958
1959
D
1962
D
1980
1983
D
1992
D
1996
D
1997
D
1998
D
1998
2001
2003
D
2003
D
2008
2008
D
2009
D
2009
2011
2012
2012
2013
D
2013
D
2014
D
2015
D

Commercialized
D
D
D
D

D
D
D
D
D
D
D

of SiC MOSFETs for high-power fast charger applications sponsored by a DOE
ARPA-E grant. The ARPE-E project is named ”Advanced Parallel Resonant 1MHz,
1MW, Three Phase AC to DC Ultra Fast EV Charger”.
Chapter 2 contains a comprehensive literature review of switching faults
in power electronics, SiC power semiconductors, and fault-tolerance in multilevel
converters.
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Chapter 3 introduces the advanced three level active neutral point converter
(A3L-ANPC), its control strategies, and fault tolerant operation principles.
Chapter 4 investigates the fault-tolerance capability of the novel advanced
three level active t-type converter (A3-L-ATT).
Chapter 5 discusses some methods of improving the efficiency in faulttolerant multilevel converters with a redundant leg.
Chapter 6 investigates the hard and soft switching losses of a high power
SiC module and defines the maximum power and frequency limit of the device.
Moreover, the design of a dynamic power recirculator for the purpose of calorimetric loss characterization of a SiC module is discussed.
Chapter 7 contains the conclusions, contributions and future work.
Finally, appendix A and appendix B serve as supporting material for the
content discussed in this dissertation.
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CHAPTER 2
REVIEW OF LITERATURE

2.1

Faults in Power Electronic Converters

2.1.1

Fragile Components in Power Electronics
A large number of power semiconductor devices, capacitors, inductors and

other auxiliary components are used in power electronics, and each component
can be considered as a potential failure point. At the component level, the semiconductor devices and the capacitors are the most fragile components. An industry based investigation on the fragile components in power converters, has verified
that, power semiconductor failures make up to 31% of the power electronics faults.
The failure percentage of the fragile components is shown in Fig. 2.1 [30, 31] .

Other: 18.0%

Capacitors: 18.0%

Resistors: 2.0%
Inductors: 5.0%

Connectors: 11.0%
Power Devices: 31.0%
Gate Drivers: 15.0%

Figure 2.1: Fragile components responsible for failures in power
electronics [30, 31]

meta-chart.com
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This dissertation is mainly focused on faults that are based on power semiconductor failures.
2.1.2

Si IGBT Failures
IGBTs are the most widely used power semiconductor devices in power

electronics. Fig. 2.2 shows an overview of the IGBT catastrophic failure modes.
Three basic modes of failure for IGBT are short-circuit, open-circuit and intermittent gate-misfiring failures [32–34].

IGBT Failure

Gate Misfiring

Open Circuit

Short Circuit

Driver
Open Circuit

Bond Wire
Liftoff

High Voltage
Breakdown

Control
Deterioration

Gate Driver
Failure

Static Dynamic
Latchup

Degraded
EMC

Short Circuit
Induced

Second
Breakdown
Energy Sock

Figure 2.2: Overview of IGBT catastrophic failures [32–34]
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Generally, catastrophic failures are difficult to predict and handle, because
they are often induced by a single over-stress event [31]. Wear-out failure is another failure mechanism of IGBTs. Wire-bond IGBT modules have many weak
points in their structure, including the wire bond and silicon interconnection, the
silicon and the direct copper-bonded (DCB) substrate solder joint, and the DCB
substrate and the base plate solder joint [34]. The difference in thermal expansion
coefficients of different materials connected together results in mechanical stress
when these materials are exposed to a heat cycle inside IGBTs.
Due to direct contact of materials with different coefficients of thermal expansion (CTE), the elements of the packaging are constantly subjected to thermomechanical stresses. The thermomechanical stresses are caused by the variation of
temperature during normal operation of the devices [35]. Long-term continuous
subjection of the device to thermomechanical stresses will result in degradation of
the weaker elements of the packaging system, the wire-bond lift-off or the solder
joint fatigue leading to device failure [36].
2.1.3

SiC Device Failures
The superior property of silicon carbide (SiC) power devices over conven-

tional Si devices has made them widely and commercially available. SiC technology has improved drastically over the years towards a better reliability. Issues
about manufacturing process like gate dielectric instability, large leakage current
due to wafer defects [37, 38], and poor long-term chip tolerance at high temperatures [39, 40] has been addressed. Considerable progress has been made to overcome material reliability issues to ensure good performance at high temperatures
and reduce the effect of material defects [41, 42].
Although the coefficients of thermal expansion (CTE) of SiC is closer to the
copper or aluminum, but the higher thermal conductivity and Young’s modulus of
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SiC may cause a higher thermomechanical stress on the die-attach solder layer during power cycling [43]. Young’s modulus is a mechanical property that measures
the stiffness of a solid material. It defines the relationship between stress (force per
unit area) and strain (proportional deformation) in a material in the linear elasticity regime of a uniaxial deformation [44]. One study shows that a SiC module
experiences higher fatigue stresses compared to a Si module for the same junction
temperature profile due to the higher Young’s Modulus of SiC material [35]. The
same study shows that for ∆Tj =90◦ C while performing a power cycling test, the
lifetime of the SiC device is only 60% of the Si device counterpart. Some applications [45, 46], demand SiC devices to be used at higher junction temperatures that
results in a higher temperature cycling .
In spite of all the improvements over the years on the fabrication of the SiC
devices, the performance of the packaging system remains as the most vulnerable
attribute of these devices. Despite of the superior properties over conventional
Si devices, the limited reliability of SiC power devices hinders their adoption in
mission critical application, where a very high reliability is required. Therefore,
fault-tolerant power topologies in power electronics offer an opportunity to use
the superior characteristics of SiC devices and alleviate the concerns about SiC
device reliability in mission critical applications.
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2.2

Wide Bandgap Power Semiconductors
Power electronics is constantly moving toward higher efficiency, higher

power density, and more integrated systems [47, 48]. Power semiconductor devices play an important role in the nonstop evolution of power electronics. To
date, the advancements in power electronics have been primarily driven by various silicon (Si) power semiconductors developed and matured over the last 50
years. In applications below 600 V, Si metal oxide semiconductor field-effect transistors (MOSFETs) based on trench gate structure dominate the market, whereas
Si super junction MOSFETs and Si insulated gate bipolar transistors (IGBTs) based
on field stop and injection enhancement concepts dominate the market from 600 V
to 6.5 kV [49]. Despite all the progress, Si power devices are approaching their performance limitations. The maximum blocking voltage of the IGBT is lower than
6.5 kV and the practical operating temperature is lower than 175◦ C [50]. Because of
the device nature of IGBTs, their switching speeds are also relatively slow, limiting
them to lower switching-frequency applications.
The emerging wide bandgap (WBG) technology in power semiconductors
has proven itself to be more superior than the conventional silicon (Si) semiconductor technology. Basically, wide bandgap is referring to energy band gaps of
electrons that are higher than one electron volt (eV) [51].
WBG material has several superior material characteristics that are important for power device design. These characteristics are summarized in Fig 2.3 in
comparison with conventional Si [49, 50, 52]. Also, a comparison of wide bandgap
semiconductor properties are shown in Table 2.1 [53].
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Figure 2.3: Material properties comparison of the WBG devices [49, 50, 52]
Table 2.1: Properties of wide bandgap devices compared to conventional Si [53]
Property
Bandgap (eV)
Electron mobility (cm2 /Vs)
Critical electric field (MV/cm)
Electron saturation velocity (107 cm/s)
Thermal conductivity (W/cm-K)
Maximum operating temperature (◦ C)
Specific heat capacity (J/KgK)

Si
1.1
1450
0.3
1.0
1.5
200
712

GaN
3.4
2000
3.5
2.5
1.3
300
490

SiC
3.2
900
3.0
2.2
5.0
600
681

The focus of this dissertation is on the SiC power devices because of their
commercial availability in higher current and voltage ratings compared to GaN
devices.
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2.2.1

History of Silicon Carbide (SiC) Power Devices
The availability of high quality SiC wafers allows production of different

SiC power devices. SiC power device development timeline is shown in Table2.2.
It is observed that the current rating per die of the SiC devices approaches to 100A.
Recent progresses in device packaging allows multiple parallel SiC dies inside a
package to form a device that can handle thousands of amperes [51]. On the other
hand, high-voltage SiC devices (referred to here as 33 kV and above) have smaller
current rating per die and they are still in developmental stages with limited commercial availability [51, 54].

Table 2.2: SiC power semiconductor development timeline [8]
Semiconductor
First SiC Diode [14]
First SiC GTO [15]
SiC Diode [18]
Si IGBT + SiC SBD hybrid module [19]
10kV SiC MOSFET [20]
1.2kV SiC JFET
12kV SiC IGBT [21]
First 4.5kV SiC ETO [22]
1.2kV SiC MOSFET
1.2kV SiC MOSFET module [24]
Si IGBT + SiC SBD hybrid module
15-22kV SiC GTO [26, 27]
22kV SiC IGBT [28]
22kV SiC ETO [29]

Year Reported
1992
D
1997
D
2001
2003
D
2003
D
2008
2008
D
2009
D
2011
2012
2012
2013
D
2014
D
2015
D

Commercialized
D
D
D
D
D
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2.2.2

Superior Characteristics of SiC Power Devices
Wider energy bandgap of a 4H-SiC material compared to Si, provides a

much smaller intrinsic carrier density, which enables a high-temperature operation capability from a blocking stability point of view [49]. The 10X critical electric
field in SiC makes ultra high voltage (>10 kV) power devices practically achievable. The ideal specific conduction resistance (Ron,sp) of a SiC unipolar device
can be much smaller than that of its Si counterpart. The smaller Ron,sp enables
SiC chips to be smaller, leading to lower parasitic capacitance and higher switching speed. Therefore, it is possible to achieve both low switching loss and low
conduction loss for a wide range of blocking voltages and frequencies [49]. The
WBG materials have a higher critical electric field (>200 V/µm) than Si, which
has a critical electric field of 30 V/µm. This makes it possible to design thinner
and more highly doped voltage-blocking layers, which can reduce on resistance
by two orders of magnitude compared to Si in majority carrier devices like MOSFETs [55]. The low intrinsic carrier concentration of WBG materials, which is less
than 10−9 /cm3 , results in low leakage currents, even at high temperatures, which
enables robust high-temperature performance [55].
As a proof of superior switching characteristics of SiC technology over conventional Si, a quantitative comparison is presented in [56]. Fig. 2.4 shows the
switching energies for different 1.2kV SiC and Si devices scaled to match a current rating of I=300A at Vdc =750V and Tj =150◦ C. It can be concluded that the total
switching energy of the SiC devices are almost an order of magnitude lower than
the same rating Si counterparts.
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Figure 2.4: Measured switching energies of 1.2kV devices scaled to match a
current rating of I=300A at Vdc =750V and Tj =150◦ C [56]
2.2.3

Improvements in Packaging of SiC Power Devices
Improvements in packaging techniques assisted SiC power devices in min-

imization of parasitic elements, reduction in weight and size, and and high temperature operation [51]. As an example, the TO-247 four pin package with separated Kelvin source has been introduced for discrete SiC MOSFETs. The Kelvin
source connection results in lower common source inductance and improves the
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switching performance of the SiC power MOSFETs. Fig.2.5 shows the packaging
differences of the conventional TO-247 and the Kelvin source TO-247 package in
MOSFETs produced by Wolfspeed/Cree.

(a) Conventional TO-247 package

(b) Kelvin source TO-247 package

Figure 2.5: Packaging improvements of SiC MOSFETs

Further improvements have resulted in reduction of parasitic inductance of
the SiC power modules. As a consequence of high switching di/dt in SiC MOSFETs, internal parasitic inductance of the module plays an important role in creating voltage overshoots that can exceed the voltage breaking point of the semiconductor. Therefore, minimizing the internal parasitic inductance in a SiC MOSFET
module is very important.
For example, a new SiC power MOSFET module (named CAS325M12HM2)
has been introduced by Wolfspeed/CREE with parasitic inductance of below 5nH.
The parasitic inductance of the conventional packages with the same current and
voltage rating is 15nH. Fig.2.6 illustrates the differences between new and conventional packaging of SiC power MOSFETs from Wolfspeed/Cree.
Fig.2.7 depicts a SiC MOSFET half bridge from Microsemi with an internal
stray inductance of 3nH. Also, Fig.2.8 illustrates a SiC MOSFET half bridge from
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Mitsubishi Electric with an internal stray inductance of 10nH.

(a) Conventional package, 15nH stray
inductance

(b) New package, 5nH stray inductance

Figure 2.6: Packaging improvements of SiC MOSFETs from Wolfspeed/Cree

Figure 2.7: SiC MOSFET half bridge module from Microsemi with a 3nH stray
inductance

2.2.4

Availability in Different Topology Configuration
In addition to the most used phase-leg power module configuration, more

configuration options of power modules are available, such as boost chopper, full
bridge, three-level neutral point clamped (NPC), and three-level T-type, triple
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Figure 2.8: SiC MOSFET half bridge module from Mitsubishi with a 10nH stray
inductance
phase-leg [51]. More topology configuration options will facilitate the faster adoption of SiC technology.
2.2.5

Commercial Availability of SiC Power Devices
Thanks to high power SiC MOSFET modules, high power, high frequency

power converter design is achievable now. Table 2.3 shows an example of high
power SiC MOSFET modules that are commercially available.

Table 2.3: Commercially available high power SiC MOSFET modules
Current
Producer
Wolfspeed
Wolfspeed
Wolfspeed
Microsemi
ROHM
Infineon
Mitsubishi

Model No.
CAS325M12HM2
WAS300M12BM2
CAS300M17BM2
MSCMC120AM02CT6LIAG
BSM300D12P2E001
FF6MR12W2M1 B11
FXF800DX2-24A

(A)
444
423
325
742
300
200
800

Pulsed Voltage Rdson
Current
(A)
(V)
(mΩ)
1090
1200
3.7
1500
1200
4.2
900
1700
8
1500
563.6
2.85
600
1200
6
400
1200
6
1200
1200
1.6
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2.2.6

Short Circuit Capability of SiC Power Devices
Traditional Si devices can usually withstand a short circuit up to 10µs but

this duration is in the order of 1µs for SiC devices [51]. The short circuit failure
mechanisms in SiC MOSFETs are mainly temperature related. SiC devices possess
a much higher intrinsic thermal limit compared to Si devices due to lower intrinsic
carrier concentration and wider bandgap. However, SiC devices have smaller chip
area and higher current density than the Si device counterparts. Therefore, SiC
devices experience a higher CTE-related stress which results in lower short circuit
withstanding capability [57].
One study [58] concludes that non-uniform stress distribution under short
circuit is one of the important failure mechanisms. This study suggests that the
Vth of parallel connected chips or discrete devices should be as close as possible to
prevent the non-uniform stress distribution under short circuit. Furthermore, it is
important to design the gate loops (on the PCB or inside the module) identical to
avoid any timing mismatch between the parallel devices. This is essential for the
cases where short circuit takes place through a load inductance (not a phase-leg
shoot-through). Therefore, simultaneous switching of parallel devices is crucial to
prevent inductive current over-stressing the devices or chips which turn off later
[58].
Lower short circuit withstanding capability in SiC devices demand more
faster and accurate circuitry to detect and turn off the fault current in them.
2.2.7

Performance Improvements of Body Diodes of SiC Power MOSFETs
The structure of the body diode of the SiC MOSFET is very similar to the

p-n junction diode formed in the body of a Si MOSFET [51]. The reverse recover
charge of SiC is lower than Si due to shorter lifetime of minority carriers in SiC.
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Generally, to reduce the reverse recovery effect of the body diode of a SiC
MOSFET, a SiC Schottky Barrier Diode (SBD) is added in parallel. However, employing an SBD in parallel does not necessarily ensure a lower total switching energy loss due to the junction capacitance charge of the SBD. Particularly, one study
shows that the charge of the junction capacitance of the SBD is greater than the
reverse recovery charge of the MOSFET’s body diode at room temperature [51,59].
Reverse recovery charge of the body diode increases significantly under elevated
temperature. Therefore, the switching energy of the SiC MOSFET (with or without
SBD), depends on the operating junction temperature of the device. In general, under wide operating range, designing a SiC MOSFET circuit with or without a SBD
is a trad-off between performance and power density. Furthermore, eliminating
SBDs in a SiC power module can contribute to the size and cost reduction of the
overall power conversion system [51].
2.2.8

Loss Characterization of SiC Devices
Device characteristics of the most of the mature Si devices are readily avail-

able from the datasheet [51]. Usually, the designers want to characterize the emerging SiC devices for these reasons:
• Since the SiC devices are new and relatively immature, the datasheet provided by the device manufacturers are subject to high variability. Therefore,
it is important to characterize the devices to know the real behavior, especially during the research and development phase.
• The datasheet provided by the device manufacturers may not be complete
for some new SiC devices or the provided data may not cover the particular
data needed for a specific design or application.
• Characterization of SiC devices requires accurate testing setup design. Particularly, a very low inductance layout is needed for loss characterization.
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Additionally, very accurate current and voltage measurements are essential
to properly characterize the SiC devices due to their high switching speeds.
The process of designing the characterization setup for the SiC devices can
directly help to design the converters.
2.2.9

Summary

• WBG power devices will enable further evolution of power electronics systems toward higher efficiency and power density.
• SiC devices have superior characteristics compared to conventional Si
• There has been a significant improvement in Packaging of SiC Power Devices
• Although SiC dies can perform at higher temperatures, the peripheral components’ technology such as the packaging materials and housings are not
mature yet. Therefore, the SiC technology is limited to junction temperature
of 175◦ C as of now.
• SiC devices are now available in different topology configurations
• The body diode performance of the SiC devices has improved significantly.
Therefore, the extra parallel SBDs in SiC devices can be eliminated which can
improve the power density of the power conversion system.
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2.3

Short Circuit Fault Detection in SiC Devices
Lower short circuit withstanding capability in SiC devices demand more

sophisticated and accurate circuitry to detect and turn off the fault current in them.
The main short circuit conditions that can happen in reality are categorized [60] as:
• Type I: Fault Under Load (FUL) occurs when power device was ON and its
load suddenly gets shorted.
• Type II: Hard Switch Fault (HSF) occurs when previously OFF power device
turns ON in to a short load.
Compared to the conventional Si IGBTs, SiC devices have different characteristics that should be taken into account in the design process of an optimal short
circuit protection circuit. The most important points [60] are:
• Differences in output characteristics (Id , Vds curves) for similar rated devices
• Smaller die size of SiC devices for similar rated parts
• Faster switching with higher dv/dt and di/dt
Major short circuit detection methods for power devices are categorized in
different literature [60]:
• Desaturation or sensing Vds
• Shunt Resistor
• Sense FET or current scaling
• Inductive or di/dt sensing
• Gate charge
• Rogowski coil or current transformer
A brief description of the each short circuit detection method is provided to
better understand the fault detection mechanism.
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2.3.1

Desaturation or Sensing the Drain-Source Voltage
Basically, higher currents passing through a semiconductor create higher

voltages across the power devices. The desaturation method detects the short circuit fault by sensing the voltages across the power devices (Vds in MOSFETs or
Vce in IGBTs) when the switch is turned ON. If the sensed voltage is higher than
a certain voltage when the power device is on, the gate driver registers a short
circuit fault [61–65]. This method is widely used for IGBTs because it has been
implemented on numerous driver ICs. In this method Vce is measured through a
high voltage diode that is connected to the drain of the MOSFET or collector of
the IGBT. A blanking time is needed to prevent creating false faults in the turn-on
transition of the power device. Fig.2.9 shows an example of an integrated circuit
gate driver (ACPL-333J) implementing a desaturation protection [66].

Figure 2.9: Implementation of the desaturation short circuit detection in a gate
driver IC (ACPL-333J) [66]
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2.3.2

Shunt Resistor
Putting shunt resistors in the path of current is the most accurate method

to measure the short circuit current in power semiconductors [67, 68]. The shunt
resistor should have minimal inductance (in the range of nH) in order to have
minimal propagation delay. Fig.B.8 shows an example of installing ten 1Ω resistors
to make a current viewing resistor [67]. The logistics of implementing such a shunt
resistor to protect a power semiconductor is shown in Fig.2.11 [67].

Figure 2.10: Shunt resistors in parallel to achieve a lower inductance [67]

Figure 2.11: Experimental Circuit for Protecting an Over-Current [67]
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2.3.3

Sense FET or current scaling
Some power devices use small part of their die (which is called a Sense FET)

to mirror the main drain current to simplify the current measurement [60]. For
example the FMF800DX-24A SiC module from Mitsubishi utilizes a sense current
pin for scaling the main current. This method is discussed in detail in [69, 70].
Fig.2.12 illustrates how to use the current mirroring pin in a FMF800DX-24A SiC
module to detect the short circuit [70].

Figure 2.12: Gate driver fro the FMF800DX-24A SiC module using the current
mirroring pin to detect short circuits [70]

2.3.4

Inductive or di/dt sensing
This method works based on reading the voltage drop on the parasitic

source inductance of a power device to calculate the current through the device
[62, 71–73]. This method requires a Kelvin source connection in the power device
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as shown in Fig.2.13. Also, Fig.2.13 shows the equivalent circuit of a SiC MOSFET
package with a Kelvin source connection and the inductances that are associated
with die, interconnect and package parasitic. In this method the parasitic inductance of interconnect bonded wires (Lsbond ) is used for sensing [60].

Drain
Ld
Gate
Kelvin
Source

Lg

Sa1

Lks

Ls
Lsbound

Vsense
Source
Figure 2.13: Measuring voltage across the parasitic inductance (Lsbond ) for drain
current sensing in a SiC MOSFET module [60]

A comparator, or integrator is used to process the voltage across the parasitic inductance Lsbond , where a R-C circuit is usually connected in parallel with
Lsbond . This method provides a faster response to a short circuit event compared to
desaturation method, because it does not need the blanking time [60].
2.3.5

Gate Charge
The gate-source voltage of a MOSFETs behaves differently under normal

operation and Type I (HSF), and Type II (FUL) short circuit conditions. The gate
charge method is based on these differences [60]. The main waveforms needed
for this investigation are gate to source voltage Vgs , drain to source voltage Vds
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and drain current Id . The normal switching waveforms are shown in Fig.2.14 [60].
While the MOSFET is operating normally, Vgs has a turn ON Miller plateau region in its waveform. That is because the Miller capacitance (Cgd ) of the MOSFET
discharges during the Vds fall. The Vgs voltage at Miller Plateau is basically a function of drain current and transconductance of power MOSFET. Measuring the gate
charge during the switching at Miller Plateau is an additional reference to determine the fault status of power MOSFET [60].

Vds overshoot
due to stray
inductance
Vds
Id
Vgs
Miller Plateau

Figure 2.14: Gate charge method test waveforms during normal turn ON [60]

Fig.2.15 shows the behavior of SiC MOSFET under Type I (HSF) short circuit
fault. When a Type I (HSF) short circuit fault occurs, the Vgs does not experience
a Miller plateau because the Vds is clamped to the input bus. Actively monitoring
the Vgs and comparing it to the normal operation behavior can be used to detect
the short circuit faults. In this method, the lack of Miller Plateau and fast rise of
Vgs voltage to a higher level compared to normal operation is used to detect the
short circuit fault and protect the system.
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Figure 2.15: Gate charge method test waveforms during Type I short circuit
fault [60]
Fig.2.16 shows the behavior of SiC MOSFET under Type II (FUL) short circuit fault. During Type II (FUL) short circuit fault, Vgs voltage has an additional
swell when short circuit happens. This is because of the abrupt current rise in the
drain current (Id ). Gate charge method detects the short circuit based on the Vgs
waveform and charge behavior differences and initiates the soft turn-off to protect
the power device. There are number of related publications discussing the gate
charge method in detail [74–81].
The gate charge method has some advantages such as [60]:
• no need for high voltage components
• integrating this method into gate driver IC is possible
• No need for blanking time, possible faster response to short circuit
Utilizing gate charge method has some challenges the becomes more dominant when applied to SiC MOSFETs, such as [60]:
• monitoring Vgs and gate charge is more difficult for SiC devices because of
much smaller gate charge compared to IGBTs
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• Vgs and gate charge behavior is different from device to device and over different operating conditions of the device which makes it difficult to analyze
the gate behavior under short circuit fault
• SiC MOSFETs switch faster than IGBTs which brings more ringing to Vgs that
should be mitigated
• Cgd and Cds of SiC devices are small and non-linear which makes it harder to
measure Miller Plateau voltage and charge accurately
• The Gate Charge method usually works better for HSF (Type I) short circuit
fault

Short circuit occurs while SiC
MOSFET is ON
Id
High slew rate Id rise
Vgs

Vgs increase because of sharp Id rise
Soft Vgs shut down initiated
Vds overshoot during turn OFF
Vds

Vds increase due to Id rise
and stray inductance

Figure 2.16: Gate charge method test waveforms during Type II short circuit
fault [60]

2.3.6

Rogowski coil or current transformer
Rogowski coil integrated into a PCB for over current or short circuit protec-

tion has been reported in [82–84]. Despite all the progress in mitigating ringing,
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EMI and dv/dt sensitivity while maintaining high bandwidth and accuracy, integrating a Rogowski coil in a PCB is still quite a complex solution for short circuit
protection. Therefore, this solution is not ready to be implemented on PCB for
mass production.
The output of a Rogowski coil implemented on a PCB will produce a relatively low voltage output signal which requires low offset and high bandwidth
expensive amplifiers. This method can achieve a fast response time for over current conditions. However, overall cost and performance in wide operating range
and various short circuit and over current situations has to be taken into account
before considering this method for mass production [60]. Fig.2.17 shows an example of the complexity of this method in physical implementation [84].

Figure 2.17: 3D model of a Rogowski coil on a PCB and assembly on SiC MOSFET
module [84]
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2.3.7

Summary
Popular short circuit or over current detection methods such as:

• Desaturation or sensing Vds
• Shunt resistor
• Sense FET or current scaling
• Inductive or di/dt sensing
• Gate charge
• Rogowski coil or current transformer
were introduced and discussed. Each method has its own advantages and disadvantages that shoud be considered in the design.
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2.4

Fault-Tolerance in Multilevel Converters
This section of the literature review is based on the work that is published

by the author in [85–87].
2.4.1

Fault-Tolerant Neutral Point Clamped Converters
In safety-critical applications, fault tolerance and resilience of power elec-

tronic converters is paramount. Low harmonic distortion in the output, high dcbus voltage, decreased common-mode voltage and reduced dv/dt stress have
been motivating the adoption of multilevel power converters in numerous industrial applications [88]. However, compared to the hardware topologies of two-level
converters, multilevel converters typically use a large number of semiconductor
switching devices in the circuit topologies. Accordingly, such increased hardware
complexity degrades the reliability of multilevel converters. Although the larger
number of switches in a converter leads to a more sophisticated control scheme,
the application of fault-tolerant power converters can be justified in safety-critical
missions where the continuous operating availability of power converters is given
higher priority. These applications include the emerging more-electric aircrafts
(MEA), uninterruptible power supplies (UPS), high-power medical instruments,
electric and hybrid electric vehicles (EV/HEV) and ships for military use, electric space rovers for space exploration and the like. Particularly, for multilevel
converters used in safety-critical applications, fault-tolerant operation capability
under the condition of device open-circuit and short-circuit switching faults will
be of significant importance.
The three-level neutral point clamped (3L-NPC) converter was introduced
in 1981 [7]. The 3L-NPC converter is one of the most popular topologies used
in industry today among the various circuit topologies available for multilevel
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converters [89–91]. 3L-NPC converter is shown in Fig. 2.18. The 3L-NPC converter
switches connection of each phase output to a positive dc bus, a negative dc bus,
and a neutral point, in order to output a positive voltage, negative voltage, and
zero voltage, respectively. The neutral point includes an upper neutral path and a
lower neutral path each having a clamping diode to ensure that the upper neutral
path is used for a positive phase current and the lower neutral path is used for a
negative phase current.
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Figure 2.18: The conventional NPC converter.

However, unequal power loss distribution among the semiconductor devices is a disadvantage of 3L-NPC converter and may cause device failures under
thermal overload conditions [92]. This is mainly because that the inner switches
in 3L-NPC converter are turned on longer than the other switches which results in
more conduction loss. Furthermore, the clamping diodes in the topology force the
converter to have just one neutral path per output current direction. Subsequently,
the converter output current must be constrained to avoid excessive junction temperature in the inner devices [92].
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To enhance the reliability of the three-level converters, a few fault-tolerant
converter topologies have been proposed [93–104]. First, the inherent fault-tolerant
capability of the conventional NPC converter was investigated in [93]. In this
work, the fault-tolerant strategies of a three-phase three-level NPC converter under singular short-circuit faulty condition of IGBTs and clamping diodes were discussed. However, it shows that a few large voltage space vectors are lost for each
of the fault cases, which indicates the necessity of derated operation of the NPC
converter during the post-fault stage. Specifically, the NPC converter cannot op√
erate at a modulation index higher than 1/ 3 [93]. Fig.2.19 shows an example of
lost space vector diagrams if switch Sa1 fails open in an NPC converter. In such
a failure the converter will lose all the Vectors starting with P. Therefore, the converter is limited to the smaller inner circle of vectors shown in Fig.2.19 that results
in derated output voltage of the NPC converter.
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Figure 2.19: Space vector diagrams of the NPC converter while switch Sa1 fails
open
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Another fault-tolerant solution for the outer switch open-circuit faults in
the NPC rectifier of a three-level wind turbine back-to-back power converter was
developed in [94]. The fault-tolerant operation for the outer switch faults in the
NPC rectifier was achieved based on modifying the modulation reference voltage
to connect the associated faulty leg to the dc-bus neutral point. This fault-tolerant
strategy is only limited to open circuit faults in outer switches (Sa1 and Sa4 ) of the
NPC converter and it is not effective if the fault happens in other switches.
A hybrid fault-tolerant three-level NPC converter was introduced in [95].
The fault-tolerant capability of such topology is based on the introduction of a
fourth flying capacitor phase leg to provide an active neutral point for the original
three NPC phase legs as shown in Fig.2.20. The four-leg NPC topology is able to
disconnect the failed phase leg and connect the load to the fourth leg for any type
of IGBT failures (open-circuit or short-circuit mode). However, it requires significantly redundant passive and active power devices, which makes the hardware
circuit much more complicated.
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Figure 2.20: The hybrid neutral point clamped flying capacitor converter

35

Sa1

Vd
2

NP
Vd
2

Sa5
Sa6

Sa2
Sa3

ic
ia

ib

Sa4

Figure 2.21: The conventional ANPC converter.
The Active NPC converter shown in Fig. 2.21 was introduced in [92] to overcome the loss distribution problem of the conventional NPC converter. 3L-ANPC
converter has two more active switches instead of clamping diodes compared to
3LNPC converter. In [96], the authors investigated the inherent fault-tolerant capability of three-level active neutral-point-clamped (3L-ANPC) converters. However, at some of the fault scenarios, the 3L-ANPC converter has to be controlled
with decreased modulation indices. Therefore, this would not be suitable for applications demanding rated output voltages such as EV/HEV, UPS, and the like.
A four-leg fault-tolerant solution for NPC converters was introduced in [97]. The
purpose of adding this fourth phase leg is to provide a back-up to the NPC converter in case of any switch faults occurring in one of the three main legs, while this
fourth leg can also be used to provide a stiff neutral-point voltage under healthy
conditions. Consequently, the low-frequency voltage oscillation that usually appears at the dc-bus neutral point is eliminated, and the PWM voltage space vectors
can be more intensively utilized to optimize the converter efficiency and harmonic
distortions, instead of being considered for controlling the dc-bus neutral-point
voltage. However, all these benefits are achieved at the cost of adding more re-
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dundant devices to the converter topology, which specifically include at least one
capacitor, four fast-acting fuses, six IGBT modules, and three TRIACs. Another
fault-tolerant solution for NPC converters was introduced in [98]. In this solution, three pairs of thyristors and fuses have been added to the NPC converter
circuit topology to improve its fault-tolerant capability. The purpose of adding
these thyristors is to avoid the short circuit of dc-bus capacitors when one of the
switches has a short-circuit fault. One advantage of this fault-tolerant solution is
that no derating is required during fault-tolerant operation. However, there are
two potential concerns with this solution. The first concern is that the fuses used
in the fault-tolerant circuit topology typically have much larger clearing i2 t characteristic than the bond wires in general IGBTs, which indicates that the related
IGBTs may fail prior to the blow-out of the fuses. The second concern is that some
of the IGBTs will encounter large voltage stress if there is a short-circuit fault in
the series-connected adjacent switch on the same converter leg. Recently, another
fault-tolerant topology for 3-level T-Type NPC converter was developed and presented in [99, 103, 104]. This four-leg fault-tolerant T-Type converter can tolerate
any open-circuit faults and part of the short-circuit faults while maintaining rated
voltage output at any fault scenarios. In this dissertation, an advanced 3L-ANPC
(A3L-ANPC) converter will be introduced which can overcome the drawbacks of
the conventional fault-tolerant solutions for NPC converters.
The identifications of the faulty switches rely on existing fault diagnostic
techniques. Specifically, the on-line diagnosis of open-circuit switching faults is
achieved by monitoring the variations of the dc-bus neutral-point current under
given switching states. Each open-circuit fault scenario in the ANPC converter
can be identified by comparing the detected value with the expected value under
healthy condition. The expected value of the dc-bus neutral point current is a function of the converter switching states and the instantaneous three-phase currents.
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The real-time information of the converter switching states and three-phase currents is typically available in the controller. The detailed implementation of such
fault diagnosis method has been developed and introduced in [102, 105, 106]. Unlike the diagnosis of open-circuit switching faults, the detection of the short-circuit
faults requires faster response (typically, around a few microseconds). This is because that the general short-circuit withstanding capability of industrial Si IGBT
or SiC MOSFET is no more than 10 microseconds. Therefore, diagnosis of shortcircuit switching faults is generally implemented in gate driver circuits. In this
work, the short-circuit fault diagnosis is achieved by using the desaturation detection circuit integrated in the gate drivers. The working principle of desaturation
detection circuit was discussed in the previous section of the literature review.
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2.4.2

Fault-Tolerant T-Type Converters
After the introduction of three-level neutral point clamp (NPC) convert-

ers in 1981 [7], different fault-tolerant solutions and circuit topologies have been
introduced in the literature to improve the reliability of the three-level converters [86, 93, 96, 103, 107–112]. The conventional T-Type converter is one of the most
promising and efficient three level converters. That is because the T-Type topology has a lower number of switches compared to other three level converters. The
conventional T-Type topology is shown in Fig. 2.22.
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Figure 2.22: The conventional T-Type converter.

The fault-tolerant capability of the conventional T-Type inverter has been
investigated in [107]. However, the output voltage and linear operating range
have to be significantly reduced during fault-tolerant operation modes such as an
open-circuit fault in the outer switches. In certain safety-critical applications, such
as the aforementioned MEA, EV and UPS, where the rated output power is crucial,
the derated output voltage and power may not be allowable.
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Two other fault-tolerant T-Type inverter topologies with redundant phase
legs were reported in [108, 109] and can tolerate any open-circuit and short-circuit
switching faults. However, the redundant leg is not leveraged in normal operation
and is just reserved for the faulty condition. Furthermore, there are many redundant devices kept constant-on during normal operation, which obviously causes
additional device losses and decreases the converter efficiency.
Another fault-tolerant three-phase four-leg T-Type converter topology was
recently reported in [103]. This topology can tolerate any open-circuit and certain
short-circuit power semiconductor faults. However, as clarified in [103], this converter can not tolerate a short-circuit fault that could occur in the outer switches of
the converter. Similar investigations were also carried out on fault-tolerant I-Type
NPC converters [93, 96, 110]. One of the earliest studies on the fault-tolerant operation of three-level I-Type NPC converters was presented in [93], in which the
fault-tolerant capability of the converter was implemented based on the inherent
redundancy of the switching states. This proposed fault-tolerant solution does not
require any redundant converter legs or devices. However, as pointed out by the
authors in [93], this solution requires a significant derating in the output voltages
of the converter.
The research in [96], indicates that the active NPC (ANPC) converter can
tolerate any open-circuit faults without a fourth leg, but the ANPC converter is
still not immune to all short-circuit faults. Moreover, for some of the proposed
fault-tolerant operation in [96], this ANPC converter has to be operated with a
derated modulation index resulting in lower maximum output voltage. In [110], a
redundant resonant leg is added to a three-phase I-Type NPC converter. In normal
operation, the resonant leg is used to balance the oscillation of the neutral point
voltage and improve the converter efficiency. Under faulty condition, this resonant
leg will be used to tolerate switching faults in semiconductor devices. However, in
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addition to the resonant leg, many thyristors and contactors are required to obtain
fault-tolerant capability, leading to considerable increase in the system cost and
additional device losses.
A novel topology based on the conventional T-Type converter was introduced in [113] and is named ”Diode-Free T-Type Three-Level Converter” as shown
in Fig. 2.23. Accordingly, a fault-tolerant power converter topology based on this
diode-free T-Type converter, was introduced as ”Active T-Type Three-Level Converter” in [111].

Vd
2

NP

Sa1
Sa2
Sa3

Vd
2

ic

Sa5
ia

Sa6

ib

Sa4

Figure 2.23: The conventional diode-free T-Type or active T-Type converter.

The topology introduced in [111] utilizes two additional active switches and
two TRIACs for each phase leg to improve the fault-tolerant capability as shown
in Fig. 2.24. The active T-Type converter has fault-tolerant capability against opencircuit faults, while the problem with short-circuit faults remains unsolved.
Another fault-tolerant converter, namely, A3L-ANPC converter, is introduced in [86]. The A3L-ANPC converter has the ability to share the load current
with the fault-tolerant leg to increase the overload capability of the converter [112].
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Figure 2.24: Active T-Type converter with fault tolerant control.
The A3L-ANPC converter is superior to the other mentioned topologies in terms
of fault-tolerance and overload capability.
In this dissertation, another novel fault-tolerant three-level power converter
topology, named ”Advanced Three-Level Active T-Type (A3L-ATT) Converter”,
will be introduced. The contributions of this research are as follows: a novel
fault tolerant multilevel converter is introduced, all the open and certain shortcircuit faults are survivable, current sharing capability in normal operation increases the overall converter efficiency and overload capability, and finally proper
PWM scheme selection for maximizing the current sharing duration is presented.
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2.4.3

Summary
The items reviewed in this part of the dissertation are:

• The history of the three level neutral point clamp and T-Type converters were
covered.
• Inherent fault tolerance capabilities of the conventional three level NPC and
T-Type converters and their output voltage limitations under faulty condition was clarified.
• Some approaches to add more fault tolerance capability to conventional three
level NPC or T-Type converters by utilizing additional components were discussed.
• None of the conventional techniques and topologies mentioned in the literature review can tolerate both open and short circuit fault in the power devices
anywhere in the power topology
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CHAPTER 3
ADVANCED THREE LEVEL ACTIVE NEUTRAL POINT CLAMP
CONVERTER
3.1

Conventional 3L-ANPC Converter
This chapter of the dissertation is based on the work that is published in

IEEE Transactions on Power Electronics [85] by the author.
In contrast to the 3L-NPC converter (Fig.3.1(a)), the 3L-ANPC converter
(Fig.3.1(b)) has an additional active switch in anti-parallel connected with each
clamping diode along the neutral paths [92]. The circuit topology of 3L-ANPC
converter is shown in Fig. 3.1(b). The additional active switches in a 3L-ANPC
converter provide more zero switching states to evenly distribute the losses and
device junction temperatures. The 3L-ANPC converter can commutate current to
the upper neutral path or the lower neutral path for both positive and negative
phase current. All the switching states of the 3L-ANPC converter are given in
Table 3.1. As it can be seen, the upper neutral path (0U1 and 0U2) can be used
when switches Sa2 and Sa5 are on, while Sa1 , Sa3 , and Sa6 are off with Sa4 being
on for state 0U1 or off for state 0U2. The lower path (0L1 and 0L2) can be used
when Sa3 and Sa6 are on, while Sa2 , Sa4 , and Sa5 are off with Sa1 being on for state
0L1 or off for state 0L2. Accordingly, the 3L-ANPC converter can more evenly
distribute device losses by selecting a zero state among four zero switching states
available for commutating the neutral-point current. For example, the 0L1 state
can be chosen to prevent switching loss in Sa1 when switching the phase output
between the positive dc-bus and the neutral point.
The additional active switches in a 3L-ANPC converter can also provide
voltage balancing between the switches Sa1 and Sa2 , as well as that between the
switches Sa3 and Sa4 . As is shown in Fig. 3.3(a), when the Phase-A output is
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Figure 3.1: (a) The NPC converter (b) The ANPC converter
connected to the positive dc bus, the device Sa6 is turned on to ensure equal voltage
sharing between Sa3 and Sa4 . Similarly, when the Phase-A output is connected
to the negative dc bus, equal voltage sharing between Sa1 and Sa2 is ensured by
turning on Sa5 . As a result, voltage balancing resistors across the switches can be
omitted.
Figure 3.3(b) depicts a normal switching state that does not ensure voltage
balance across the two lower switches. The absence of a voltage balancing resistor
network along side slight physical device variations results in an undetermined
voltage split between switches Sa3 and Sa4 .
The 3L-ANPC converter can operate when a single or multiple device failures occur in one or more phases, because the switches Sa5 and Sa6 provide additional fault-tolerant capabilities compared to the 3L-NPC converter [96]. However,
the 3L-ANPC converter has to be operated with reduced output voltage for some
of the device faults.
For a device open-circuit failure, 0U1 or 0U2 must be used for commutating
the neutral current if Sa6 has an open-circuit fault and 0L1 or 0L2 must be used for
commutating the neutral current if Sa5 has an open-circuit fault. If Sa1 through Sa4
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Figure 3.2: The circuit topology of the proposed A3L-ANPC converter.
have an open-circuit fault, the output of the faulty phase must be connected to the
√
neutral point and the maximum modulation index has to be reduced from 2/ 3
√
to 1/ 3 [96].
The switching states are selected to avoid a shoot-through between the positive dc bus, negative dc bus, and the neutral point during a device short-circuit
failure event. The faulty phase can continue to generate three level output if a
short circuit fault takes place in Sa1 or Sa4 provided these devices can tolerate the
full dc bus voltage. If the remaining devices have a short circuit fault, the faulty
phase leg is required to be connected to the neutral point and the maximum modu√
lation index is diminished to 1/ 3 [96]. Alternatively, if the faulty phase is always
connected to the neutral point, the switches are not subjected to the full dc bus
√
voltage but the maximum modulation index becomes 1/ 3 resulting in reduced
output power [96].
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Figure 3.3: Voltage balancing between Sa3 and Sa4 in a 3L-ANPC converter (a)
With voltage balance (b) Without voltage balance
The reliability analysis in [96] reports that the 3L-ANPC converter is more
reliable than the 3L-NPC converter when a reduced output power is permissible.
The 3L-ANPC is 10% more reliable for a single device short circuit failure and 8.5%
more reliable for single device open circuit failure compared to 3L-NPC [96]. If a
reduced output voltage and or power is not allowed, the two converters will have
a similar reliability for open circuit failures while the 3L-NPC converter will have
a higher reliability for short circuit failures [96].
Reduced output voltage and power is not allowed in certain mission critical systems such as MEA, UPS, and EV/HEV. As a solution, advanced 3L-ANPC
(A3L-ANPC) converter topology was introduced in [86] which can maintain full
output power and voltage during both short-circuit and open-circuit fault events.
The full investigation of the capabilities of the A3L-ANPC converter and a thorough comparison with 3L-ANPC converter will be provided.
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3.2

Fault-Tolerant Operation of the Proposed A3L-ANPC Converter
The topology of the fault-tolerant A3L-ANPC converter is shown in Figure

5.1(a). This converter consists of two parts, a conventional 3L-ANPC converter
with three phase legs shown on the right and an additional fault-tolerant 3L-ANPC
leg shown on the left. The additional 3L-ANPC leg enhances the converter’s faulttolerant effectiveness by compensating for faulty switches in the other three phase
legs. The neutral point input to the fault tolerant leg (on the left side of Fig. 5.1(a))
will be referred as the Neutral Point (NP) while the neutral point input to the three
phase legs (on the right side of Fig. 5.1(a)) will be called as the Virtual Neutral
Point (VNP).
Table 3.1 shows the possible switching states for a typical phase leg and
the fault tolerant leg of the A3L-ANPC converter under normal operation. The
subscript “a” refers to phase-A leg while the subscript “r” refers to the redundant
fault tolerant leg. The switching state selected decides the phase output potential.
As it is obvious from Table 3.1 there are several options for each of the major states
P, O, and N.
During normal operation, the inner switches of the fault-tolerant leg are
constantly turned on to connect the NP to the VNP. For example, the switching
state for positive phase output P1 includes turning on Sa1 and Sa2 , while the fault
tolerant leg is in a default state with Sr2 , Sr3 , Sr5 , and Sr6 turned on. The available
voltage vectors in normal operation are depicted in Fig. 3.4(a). However, in faulttolerant operation mode, the output of the fault-tolerant leg can be connected to
the positive dc bus, the neutral point, or the negative dc bus depending on which
device fault that will be compensated. The fault tolerant compensation methods
will be discussed in the following subsections. It should be noted that, considering
the circuit symmetry of the proposed A3L-ANPC converter, only three devices on
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the Phase-A leg, (Sa1 , Sa2 , and Sa5 ), will be investigated in this paper for opencircuit and short-circuit switching faults. Therefore, the fault behaviour and the
related fault-tolerant operation on other switching devices will not be repeated.

Table 3.1: Switching States of the A3L-ANPC Converter Phase-A Leg under
Normal Operation
Output
P1
P2
0U2
0U1
0L1
0L2
N1
N2

3.2.1

Switch on Phase-A Leg
Sa1 Sa2 Sa3 Sa4 Sa5 Sa6
1
1
0
0
0
0
1
1
0
0
0
1
0
1
0
0
1
0
0
1
0
1
1
0
1
0
1
0
0
1
0
0
1
0
0
1
0
0
1
1
0
0
0
0
1
1
1
0

Voltage Balancing
No
Yes
No
Yes
Yes
No
No
Yes

Open-Circuit Switch Faults

Open-Circuit Switch Fault in Sa1
As shown in Table 3.2, Phase-A can not produce a positive voltage state (P)
when there is an open-circuit fault in Sa1 . This results in a reduction of the available
output voltage vectors as shown in Fig. 3.4(b). Figure 3.5(a) demonstrates a path
that the fault tolerant leg uses to compensate an open-circuit fault in Sa1 . To reclaim
the missing states, P1 and P2, the switches Sr1 and Sr2 are turned on to connect the
positive dc-bus to the VNP. Meanwhile, as shown in Fig. 3.5(a), Phase-A leg has Sa5
and Sa2 turned on providing a path from the VNP to the Phase-A output resulting
in restoration of the lost state. Consequently, all O states are lost in all phases.
Thereby, the converter can only output a full-scale two-level voltages, rather than
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Figure 3.4: Space vector diagrams of the A3L-ANPC converter (a) Normal
operation (b) Sa1 fails open (c) Fault tolerant operation

50

Sr1
Vd
2

NP

Sr5
Sr6

Vd
2

Sr2
V NP Sa5
Sr3
Sa6
Sr4

Sa2
Sa3

ic
ia

ib

Sa4
(a)

Sr1
Vd
2

NP

Sr5
Sr6

Vd
2

Sa1

Sr2

ic

V NP Sa5
Sr3
Sa6
Sr4

Sa3

ia

ib

Sa4
(b)

Sr1
Vd
2

NP

Sr5
Sr6

Vd
2

Sa1

Sr2

Sa2

V NP
Sr3
Sa6
Sr4

Sa3

ic
ia

ib

Sa4
(c)

Figure 3.5: Fault-tolerant operation for various open-circuit device faults in the
A3L-ANPC converter (a) Sa1 open-circuit fault (b) Sa2 open-circuit fault (c) Sa5
open-circuit fault
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three-level voltages, as indicated in Fig. 3.4(c).

Table 3.2: Fault-Tolerant Switching States at Different Open-Circuit Switch Faults
in A3L-ANPC Converter
Fault (Open
Circuit)
Sa1

Sa2

Sa3

Sa4

Sa5

Sa6

Lost States
P1
P2
0L1
P1
P2
0U1
0U2
N1
N2
0L1
0L2
N1
N2
0U1
N2
0U1
0U2
P2
0L1
0L2

Turn-on on
Faulty Leg

Turn-on at fault- Output
Tolerant Leg
Voltage
P1
+Vd/2
0U1, 0U2, 0L2
P2
+Vd/2
0U1, 0U2, 0L1, 0L2
0
P1
+Vd/2
P2
+Vd/2
0L1, 0L2
0U1, 0U2, 0L1, 0L2
0
0U1, 0U2, 0L1, 0L2
0
N1
-Vd/2
N2
-Vd/2
0U1, 0U2
0U1, 0U2, 0L1, 0L2
0
0U1, 0U2, 0L1, 0L2
0
N1
-Vd/2
N2
-Vd/2
0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0
N2
-Vd/2
0U1, 0U2, 0L1, 0L2
0
0L1, 0L2
0U1, 0U2, 0L1, 0L2
0
P2
+Vd/2
0U1, 0U2, 0L1, 0L2
0
0U1, 0U2
0U1, 0U2, 0L1, 0L2
0

One more switching state affected by the open-circuit fault in Sa1 is the OL1
state. To compensate for the lost OL1 state, there are three other zero states available for use. Considering that switching back and forth between O and P state
in the fault-tolerant leg will result in a sophisticated hybrid combination of three
and two level waveforms, the fault-tolerant leg is simply used to retrieve P state
to generate two-level output voltages.
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Open-Circuit Switch Fault in Sa2
During an open-circuit fault in Sa2 , the output of Phase-A leg can not produce a P state. Figure 3.5(b) shows a path to retrieve the lost P state. To compensate
for the missing P1 and P2 states, the switches Sr1 and Sr2 are turned on to connect
the positive dc-bus to the VNP. In Fig. 3.5(b), the faulty phase leg has Sa3 and Sa6
turned on so that the VNP is connected to the phase output thereby restoring the
lost state. Again, loosing the ability to output zero in non-faulty phase legs results
in full-scale two-level voltages at the output, as illustrated in Fig. 3.4(c).
Open-Circuit Switch Fault in Sa5
Fig.3.5(c) shows an open-circuit fault in Sa5 which results in losing N2, OU1
and OU2 states. The alternative state for N2 is N1, and the zero states of OL1
and OL2 can be substituted with states OU1 and OU2. Under this fault scenario,
full-scale three-level voltage output is retained.
3.2.2

Short-Circuit Switch Faults

Short-Circuit Fault in Sa1
Figure 3.6(a) shows the A3L-ANPC converter with a short-circuit fault in
Sa1 . Under normal operation the NP is connected to VNP to provide access to
the neutral point. However, with a short-circuit fault in the switch Sa1 , the switch
Sa5 must never be turned on in order to avoid shoot-through between the positive
dc-bus and the neutral point. In such scenario, the switching states, N2, OU1 and
OU2, are lost, as shown in Table 3.3. For the lost states of OU1 and OU2, the
alternative states of OL1 and OL2 will be used. Similarly, for the lost state of N2,
an alternative negative state N1 can be used instead. Therefore, the full output
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voltage can still be maintained in this fault scenario.

Table 3.3: Fault-Tolerant Switching States at Different Short-Circuit Switch Faults
in A3L-ANPC Converter
Fault
Lost
(Short State
Circuit)
N2
Sa1
0U1
0U2
N2
Sa2
0L1
P2
Sa3
0U1
P2
Sa4
0L1
0L2
P2
Sa5
0L1
N2
Sa6
0U1

Alternative
States on Faulty
leg
N1
0L1, 0L2
0L1, 0L2
N1
0U1, 0U2, 0L2
P1
0U2, 0L1, 0L2
P1
0U1, 0U2
0U1, 0U2
P1
0U1, 0U2, 0L2
N1
0U2, 0L1, 0L2

Turn-on on
Fault-Tolerant
leg
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2
0U1, 0U2, 0L1, 0L2

Output
Voltage
-Vd/2
0
0
-Vd/2
0
+Vd/2
0
+Vd/2
0
0
+Vd/2
0
-Vd/2
0

Short-Circuit Fault in Sa2
In this case, the lost states are N1, N2 and OL1. Turning on Sa3 and Sa4 in
order to obtain one of the N states will result in a short-circuit in the path shown
in Fig. 3.6(b). Turning on Sa1 , Sa3 and Sa6 in order to obtain OL1 will result in
a short-circuit and is depicted in Fig. 3.6(c). The alternative path to generate the
N state for the fault tolerant operation of the phase leg A is shown in Fig. 3.6(d).
Retrieving the lost N states in this case will require the connection of the negative
rail to VNP resulting in the loss of the O states in all phases. Thus, the converter
can only output a full-scale two-level voltage for this fault scenario.
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Short-Circuit Fault in Sa5
A short-circuit fault at Sa5 will result in losing states P1, P2 and OL1. Figure
3.6(e) shows the short-circuit path when turning on the switch Sa1 to generate the
switching states P or OL1, while having a short-circuit fault in the switch Sa5 . In
the fault-tolerant mode, the VNP is disconnected from the NP, subsequently the O
state will be lost. Such remedial action isolates the faulty device, but the converter
can only output a full-scale two-level voltage.
In summary, because of the symmetry of the converter topology, Sa3 , Sa4 ,
and Sa6 are dual fault scenarios of the discussed fault cases in Sa1 , Sa2 , and Sa5
respectively and thus they are not going to be discussed in detail but are listed in
Table 3.2 and Table 3.3.
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Figure 3.6: Various short circuit device faults in the ANPC converter (a) Short
circuit path when turning on the Sa3 and Sa4 while having a short circuit fault in
Sa1 (b) Short circuit path when turning on the Sa5 while having a short-circuit
fault in Sa2 (c) Short circuit path when turning on the Sa1 , Sa3 and Sa6 while
having a short circuit fault in Sa2 (d) Fault tolerant operation to generate negative
voltage while having a short circuit fault in Sa2 (e) Short circuit path when
turning on the Sa1 to generate P or OL1 while having a short circuit fault in Sa5
3.3

Experimental Verification
In order to validate the fault-tolerant capabilities of the A3L-ANPC con-

verter topology, a 25-kW prototype was designed and implemented. The exper-
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C

A

B

Figure 3.7: Experimental prototype of the customized A3L-ANPC converter, (A)
control board, (B) Phase-A leg, (C) the dc-bus bar
imental setup is displayed in Fig. 4.14(a). The prototype is comprised of 24 SiC
MOSFETs (Model No.: CREE C2M0025120D, rated at 1200V/60A). A digital signal
processor (DSP) TMS320F28377D was used in the setup to control the converter.
A 3-phase RL load in wye configuration, with a resistance per phase of 10Ω and
inductance per phase of 900µH, was connected to the output of the converter. The
dc-bus voltage is 1 kV and the nominal output power in the test is 25 kW. The
switching frequency was set at 10 kHz. Finally, the fundamental output frequency
and the modulation index were set at 60 Hz and 0.8, respectively.
The A3L-ANPC prototype is designed to use a modular six switch printed
circuit board. The A3L-ANPC contains four modules. Each module contains six
gate drivers for six TO-247 package SiC MOSFET which is installed under the
printed circuit board as shown in Fig3.8(a) and Fig3.8(b). Each module contains
three sets of decoupling capacitors which their main purpose is to reduce the inductance between the bulk capacitors and the SiC power MOSFETs to reduce the
voltage ringing. The decoupling capacitors are located on printed circuit board between the positive and the negative rail, positive rail and neutral point, and neutral point and negative rail as shown in Fig3.8(a) and Fig3.8(b). The decoupling
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capacitors connecting to neutral point were not populated on phase leg modules
to prevent switching highly capacitive loads in fault tolerant leg.

A

B

(a) Phase leg

C

(b) Fault tolerant leg

Figure 3.8: ANPC module containing six gate drivers and six TO-247 SiC
MOSFETs under the printed circuit board. (A) Decoupling capacitors between
positive and negative rails (B) Decoupling capacitors between positive rail and
neutral point (C) Decoupling capacitors between negative rail and neutral point

In the experimental results presented below for both switch open-circuit
and short-circuit fault tests, the A3L-ANPC converter was programmed to output
3 cycles of normal operation, followed by 3 cycles of faulty operation, and finally 3
cycles of fault-tolerant operation. This is in order to show the variations of the lineto-line voltages and phase currents under normal operation, faulty operation, and
fault-tolerant operation. The experimental results for verifying the fault-tolerant
operations of various open-circuit device faults in the A3L-ANPC converter are
shown in Fig. 3.9. Figure 3.9(a) depicts an open-circuit fault in Sa1 . The first three
cycles of the line-to-line voltage and three-phase currents are in normal operation.
The second three cycles illustrate an open-circuit fault in Sa1 , in which the out-
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put voltage can not reach the full scale of dc-bus voltage (i.e., 1kV). This indicates
the loss of the P state in the Phase-A leg. The last three cycles exhibit the line-toline voltage and three-phase currents during fault-tolerant operation mode, which
exhibits two-level voltage waveforms since the converter is modulated as a twolevel converter, but the full modulation index is retained. In addition, it can be seen
that the line-to-line voltage and current waveforms exhibit more harmonics during
fault-tolerant mode because of the two-level operation of the converter. The similar observation can be applied to the fault-tolerant operation for the open-circuit
fault in Sa2 , which is shown in Fig. 3.9(b). However, for an open-circuit switch fault
in the switch Sa5 , shown in Fig. 3.9(c), the A3L-ANPC converter can still output
a three-level waveform without any derating, and thus the phase currents remain
unchanged with no increase in harmonic distortion. The experimental results for
short-circuit faults in devices, Sa1 , Sa2 , and Sa5 , are demonstrated in Fig. 3.10(a),
Fig. 3.10(b), and Fig. 3.10(c), respectively. Since these waveforms are similar to the
results for open-circuit device faults, explanations will not be repeated here.
It should be noted that showing the three faulty cycles in this paper is for illustration purpose and it is exaggerated. Adopting a fault detection technique will
claim the fault tolerant operation much more faster. This paper is not considering
the investigation on fault detection method. Therefore, for preventing a shootthrough in lower dc-link capacitor during a short circuit fault at Sa2 (as shown in
Fig. 5b), the Sa4 is intentionally turned off. Turning off the Sa4 will result in losing
the N state which is shown in the three faulty cycles of Fig. 8b. This faulty state
is shown in three cycles to show the effect of losing the N state on the output voltage. The mechanism that triggers the fault detection technique is the short circuit
fault feedback in the system. Since the semiconductors used in the A3L-ANPC
converter are SiC MOSFETs the short circuit detection mechanism should be able
to turn off the short circuit fault in less than 5 microseconds.
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In order to further investigate the fault tolerant capability of the A3L-ANPC
converter, the open circuit fault in Sa1 and Sa2 is introduced in the positive peak
of i a as shown in Fig. 3.11(a) and Fig. 3.11(b) respectively. Figure. 3.11(c) demonstrates the open circuit fault introduced in negative peak of the i a . The fault duration is lasting for one cycle deliberately for illustration purposes. Similar conditions as open-circuit fault are applied to short-circuit tests which are shown in Fig.
3.12(a), Fig. 3.12(b) and Fig. 3.12(c).
To investigate the fault tolerant operation of the A3L-ANPC converter in
specific applications such as a motor-drive system, the converter is connected to a
3 kW induction motor-generator setup. The test results for open-circuit faults in
Sa1 , Sa2 and Sa5 are shown in Fig. 3.13(a), Fig. 3.13(b) and Fig. 3.13(c), respectively.
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Figure 3.9: Measured line-to-line voltages and currents during healthy mode,
open-circuit fault mode, and fault-tolerant mode of the A3L-ANPC converter. (a)
Open-circuit fault in Sa1 (b) Open-circuit fault in Sa2 (c) Open-circuit fault in Sa5
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Figure 3.10: Measured line-to-line voltages and currents during healthy mode,
short-circuit fault mode, and fault-tolerant mode of the A3L-ANPC converter. (a)
Short-circuit fault in Sa1 (b) Short-circuit fault in Sa2 (c) Short-circuit fault in Sa5
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Figure 3.11: Measured line-to-line voltages and currents during healthy mode,
open-circuit fault mode, and fault-tolerant mode of the A3L-ANPC converter. (a)
Open-circuit fault in Sa1 (b) Open-circuit fault in Sa2 (c) Open-circuit fault in Sa5
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Figure 3.12: Measured line-to-line voltages and currents during healthy mode,
short-circuit faulty operation, and fault-tolerant operation of the A3L-ANPC
converter. (a) Short-circuit fault in Sa1 (b) Short-circuit fault in Sa2 (c) Short-circuit
fault in Sa5
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Figure 3.13: Measured line-to-line voltages and currents during healthy mode,
short-circuit faulty mode, and fault-tolerant mode of the A3L-ANPC converter
feeding a 3-kW induction motor-generator setup. (a) Open-circuit fault in Sa1 (b)
Open-circuit fault in Sa2 (c) Open-circuit fault in Sa5
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3.4

Current Sharing Capabilities of the A3L-ANPC Converter
The current sharing characteristics of the A3L-ANPC converter is achieved

by leveraging the redundant leg which can increase the overload capability and
overall performance of the converter. Specifically, the redundant leg can be utilized to share the load current with three main phase legs under normal operating
conditions. Current sharing capability is very beneficial in reducing the thermal
stress in the outer switches (Sx1 and Sx4 , where x=a, b, or c). Particularly, the outer
switches in the converter have the largest thermal stress under the conditions of
unity power factor and maximum modulation index [92]. However, it should be
clarified that current sharing between the redundant leg and the three phase legs
is only available at the six large voltage vectors.
3.4.1

Current Sharing in Three-Level Mode
The large space vectors include P states and N states solely and the medium

vectors and small vectors include at least one O state. Therefore, the redundant leg
can output a P state or N state in the interest of sharing the current.
If the redundant leg outputs a P state or N state while another phase leg
requires a O state, a dc-bus short-circuit fault may occur. To avoid a shoot-through
fault, the redundant leg can only share current when large space vectors are used.
For instance, at the switching state of (P, N, N), the switches Sr1 and Sr2
on the redundant leg can be turned on to share the positive load current with the
Phase-A leg, as shown in Fig. 4.3(a). This capability is verified by the experimental
results given in Fig. 3.15(a) and Fig. 3.15(b). In Fig. 3.15(a), the three line-toneutral voltages, Van , Vbn , and Vcn , show the switching states of (P, N, N) and
(P, O, N). Under the same operating condition, the load current sharing between
the redundant leg and the Phase-A leg is demonstrated in Fig. 3.15(b). It should

66
be noted that the total load current is shared by the current flowing through Sr1
and Sa1 at the switching state (P, N, N). However, at the switching state (P, O, N),
the current sharing strategy has to be disabled due to the necessity of using the
redundant leg to output zero voltage for Phase-B leg. This is also shown in Fig.
3.15(b) where the load current equals the current flowing through Sa1 . It should
be pointed out that the current through Sr1 is represented by iV NP in Fig. 3.15(b).
The similar current sharing strategy can be implemented for the other five large
vectors, and will not be repeated here.
In order to further reduce the device conduction losses during current sharing mode, the lower neutral path of the A3L-ANPC converter can be turned on after the upper neutral path is turned on, as is shown in Fig. 3.14(c). First the upper
neutral path is turned on to build up the shared current and then the lower neutral
path is turned on to provide a quasi-zero voltage soft-switching for the lower neutral path. Assuming the on-state resistance of each SiC MOSFET as R, the resultant
on-state resistance between the positive dc-bus and the Phase-A output terminal
will be 2R when there is no current sharing as shown in Fig. 3.14(a). Accordingly,
the on-state resistance between the positive dc-bus and the output terminal would
be 1.75R and 1.33R with different current sharing schemes as shown in Fig. 4.3(a)
and Fig. 3.14(c), respectively. Obviously, using the redundant leg for sharing the
load current in normal operation can reduce the conduction losses significantly.
3.4.2

Current Sharing in Two-Level Mode
The current sharing characteristic of the A3L-ANPC converter can be uti-

lized exclusively if the converter is operated only with large space vectors. In
other words, the three-level A3L-ANPC converter has to be modulated as a twolevel converter which is possible in normal operation or fault tolerant operation.
However, the drawback of this mode is the increased harmonics in the output
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voltages. If two-level mode is sufficient for the application, current sharing in
two-level mode can be utilized for overload, startup, and stall conditions.
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Figure 3.14: Current sharing capability in A3L-ANPC converter topology (a) No
current sharing path for Phase-A (b) Current sharing path for Phase-A (c)
Improved current sharing path for Phase-A
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3.5

Comparison and Cost Justification
A comparison of the fault-tolerant capability between the introduced A3L-

ANPC converter and the conventional 3L-ANPC converters is summarized in Table 3.4 and Table 3.5. It can be seen from these tables that the A3L-ANPC converter
can operate at full power under any single device fault condition. In contrast, the
conventional 3L-ANPC converter can only operate in a derated mode during a
single device open-circuit fault in switches Sa1 -Sa4 [96]. For an open-circuit fault,
√
the modulation index for the A3L-ANPC converter can be maintained at 2/ 3 as
shown in Table 3.4.

Table 3.4: Open Circuit Fault Comparison Table
Fault

Conventional
Half Rated
3L-ANPC

Conventional
Full Rated
3L-ANPC

Proposed
A3L-ANPC

Sa1

Lose P
half
modulation index

Lose P
half
modulation index

Recover
full
modulation index

Sa2

Lose P
half
modulation index

Lose P
half
modulation index

Recover
full
modulation index

Sa3

Lose N
half
modulation index

Lose N
half
modulation index

Recover
full
modulation index

Sa4

Lose N
half
modulation index

Lose N
half
modulation index

Recover
full
modulation index

Sa5

Lose upper O
Recover

Lose upper O
Recover

Recover
full
modulation index

Sa6

Lose Lower O
Recover

Lose Lower O
Recover

Recover
full
modulation index
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Table 3.5: Short Circuit Fault Comparison Table
Fault

Conventional
Half Rated
3L-ANPC

Conventional
Full Rated
3L-ANPC

Proposed
A3L-ANPC

Sa1

Lose N
half
modulation index

Recover
full
modulation index

Recover
full
modulation index

Sa2

Lose N
half
modulation index

Recover
full
modulation index

Recover
full
modulation index

Sa3

Lose P
half
modulation index

Recover
full
modulation index

Recover
full
modulation index

Sa4

Lose P
half
modulation index

Recover
full
modulation index

Recover
full
modulation index

Sa5

Lose P
half
modulation index

Lose P
half
modulation index

Recover
full
modulation index

Sa6

Lose N
half
modulation index

Lose N
half
modulation index

Recover
full
modulation index

Recovering from short-circuit faults in 3L-ANPC converter is dependent on
the ratings of the semiconductor devices used in the topology. As shown in Table
3.5, 3L-ANPC converter can recover from more short-circuit faults if the semiconductors are rated at full dc-bus voltage. Although the rating of the semiconductors in conventional 3L-ANPC converter can make a difference in recovering from
short-circuit faults, it is still impossible to recover from all short-circuit faults in
3L-ANPC converter. However, with voltage ratings of full dc-bus voltage, the
proposed A3L-ANPC converter can recover from all short-circuit faults with full
modulation index.
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The semiconductors in A3L-ANPC are rated at full dc-bus voltage. This
choice is different from the conventional 3L-ANPC converter where the semiconductor devices typically are rated at half dc-bus voltage. However, the cost for
fully rated semiconductors in A3L-ANPC converter is justified in applications
where fault tolerance and reliability is paramount. Moreover, using the current
sharing scheme in Fig. 3.14(c) which enables a significant reduction of the conduction loss is only possible if the semiconductors are rated at full dc-bus voltage.
The voltage rating of the semiconductor devices on the redundant leg are
also considered to be able to tolerate the full dc-bus voltage. In normal operation,
these semiconductor devices can survive if they are sized at half of the dc-bus voltage. However, in fault-tolerant operation, there are certain cases that the devices
must be able to tolerate the full dc-bus voltage in order to survive from the fault.
The current rating of the semiconductor devices on the redundant leg will be sized
as the same as these on the main phase legs. This is because of the fact that the
devices on the redundant leg will interface the rated current of the converter in
some open-circuit fault scenarios, as discussed in previous sections.
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3.6

Reliability Analysis of A3L-ANPC
In order to justify the high number switches that are used the in fault-

tolerant A3L-ANPC converter a reliability analysis is performed. The details of
calculating the reliability in fault-tolerant converters is discussed in [96, 114, 115].
The failure density function of a power semiconductor device in its useful lifetime
obeys the Poisson process [114],
f (t) = λe−λt , t > 0

(3.1)

The probability of survival until time t is calculated by [114]:
R(t) = 1 −

Z t
0

f (t)dt = 1 − (1 − e−λt ) = e−λt

(3.2)

MTTF (Mean Time to Failure) is calculated by [114]:
MTTF =

Z ∞
0

R(t)dt

(3.3)

To justify the high number of redundant power semiconductors used in
A3L-ANPC converter, a reliability analysis is performed to compare it to the conventional ANPC converter. It is assumed that the failure in time (FIT) of the SiC
MOSFETs used in the converters are λ=400 failures in 109 hours. The conventional
ANPC converter is comprised of n=18 switches and any fault can cause a reduced
output voltage or a complete shot down of the system. Therefore, conventional
ANPC cannot tolerate any faults. Base on the mentioned assumptions the probability of survival for the conventional ANPC is calculated as follows:
R(t) = (e−λt )n = (e−400t )18

MTTF =

Z ∞
0

R(t)dt =

Z ∞
0

(e−400t )18 dt

(3.4)

(3.5)

Since the A3L-ANPC converter is capable of tolerating any single fault, it
is assumed that two faults at the same time will cause a system shot down. The
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Table 3.6: The summary of the reliability comparison
Converter
Switches
Conventional ANPC
18
A3L-ANPC
24

FIT
400
400

Tolerable Faults
MTTF
0
138,890
1
15,786,000

A3L-ANPC converter is comprised of 24 switches. For a fault-tolerant system,
failure of one component will not cause a system failure. The reliability of a faulttolerant system is the sum of all possible successful configurations. Therefore, the
probability of survival is calculated by:
R(t) = (e−400t )24 +

MTTF =

Z ∞
0

R(t)dt =

Z ∞
0

(24
2 ) −400t 22
(e
)
2

((e−400t )24 + 138(e−400t )22 )dt

(3.6)

(3.7)

The more detailed description of the calculation is presented in [114].
Based on the reliability calculations, the MTTF for the conventional ANPC
is 138,890 hours where the MTTF for the A3L-ANPC is 15,786,000 hours. It is
obvious that adding a 6 switch redundant leg to the conventional ANPC increases
the MTTF dramatically. The summary of the reliability assumptions is shown in
Table 3.6.
3.7

Design Targets for High power, Medium Voltage Application
A3L-ANPC converter is suitable for high power, medium voltage appli-

cations because the switches are rated at the half of the dc-link voltage. Based
on the different SiC semiconductors that are commercially available, the definition of medium voltage and high power is shown in table 3.7. For the 1.2kV and
1.7kV MOSFETs the dc-link voltage is chosen to be 2kV and 3kV, respectively. The
approximate maximum power achievable with a TO-247 package is 230kW and
216kW with 1.2kV and 1.7kV switches, respectively. Moreover, the maximum
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power with 1.2kV and 1.7kV switches is approximately, 900kW and 675kW, respectively. As higher current rating SiC modules (such as 1.2kV, 1050A modules)
become commercially available in the near future, the maximum possible power
rating of A3L-ANPC converter using SiC MOSFETs will be in the range of a few
megawatts.

Table 3.7: Commercially available SiC MOSFETs to be used in the A3L-ANPC
converter design
Semiconductor

Package

C3M0016120K
C2M0045170P
CAB450M12XM3
CAS300M17BM2

TO-247
TO-247
Module
Module

Voltage
(kV)
1.2
1.7
1.2
1.7

Current
(A)
115
72
450
225

dc-link
(kV)
2
3
2
3

Power
(kW)
230
216
900
675
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3.8

Summary
This chapter introduced a novel fault-tolerant topology based on the con-

ventional 3L-ANPC converter. This chapter is based on a published paper in IEEE
Transactions on Power Electronics [85] by the author.
According to the experimental results, the A3L-ANPC converter possesses
superior fault-tolerant capabilities compared to the conventional 3L-ANPC converter. The enhanced fault-tolerant capability is based on the addition of an identical ANPC phase leg. Moreover, under normal operation or faulty operation,
the redundant leg in the A3L-ANPC converter can be utilized to share the current with other phase legs, which is beneficial for mitigating the thermal stress on
outer switches in the converter. The experimental results show that the A3L-ANPC
converter can operate without reduced output voltage and power under any device open-circuit or short-circuit fault. The current sharing between the redundant
leg and other phase legs is also experimentally verified. This novel fault-tolerant
multilevel converter topology can be used in safety-critical applications where the
reliability of the power conversion system has a higher priority than the system
cost.
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CHAPTER 4
ADVANCED THREE LEVEL ACTIVE T-TYPE CONVERTER

4.1

Normal Operating Principle of the Proposed A3L-ATT Inverter
This chapter of the dissertation is based on the work that is published in

IEEE Journal of Emerging and Selected Topics in Power Electronics [87] by the
author.
The circuit topology of the proposed A3L-ATT converter is shown in Fig.
5.1(a). The A3L-ATT converter has a redundant leg connected between the virtual
neutral point (VNP) and the neutral point (NP). The presence of the redundant
leg provides the A3L-ATT topology the ability to tolerate all open and short circuit
faults. The switches of the redundant leg are sized to be the same as the three main
phase legs. The system is developed to use four identical phase modules consisting
of three phase legs and one redundant leg, for easy fabrication and packaging.
All the possible switching states of the A3L-ATT converter are shown in
Table 4.1. Here, the three switching states, ”P”, ”O”, and ”N”, refer to positive
voltage, zero voltage, and negative voltage of the output of each inverter phase
leg. Under normal operation, the redundant leg outputs an O state so that the
VNP is always connected to the NP. The current that flows between the VNP and
the NP is known as the neutral point current i NP . To reduce the conduction losses
in the redundant leg, all the middle switching devices (Sr2 , Sr3 , Sr5 , Sr6 ) in the
neutral point current path are turned on at the O state. The available switching
states in normal operation are PO , O, and NO and are depicted in red in Table
4.1. Note that in these three states the VNP is always connected to the NP. The
converter can be modulated as a regular three level converter with three voltage
levels available per phase because the VNP is always connected to the NP. Table
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Figure 4.1: The proposed three-phase advanced three-level active T-Type
(A3L-ATT) converter topology.
4.1 also contains other switching states such as Psh , Ps , Ns , and Nsh , but these are
reserved for additional capabilities such as current sharing mode which will be
discussed in the next session. The signals Psh , Ps ,Po Nsh , Ns , No and O are tied to
a color scheme. In order to produce an output voltage vector at a given time, one
can only use switching state types of the same color. That is because of the fact that
the switching status of the redundant leg will conflict (creating dc-bus short-circuit
faults) between two different colors, if the same coloring scheme is not used. The
details of these additional switching combinations are discussed in next section.
Overload capability is an important factor to be considered during the design of power converters in many applications, such as UPS, EV, servo drives,
and the like. Thanks to the redundant leg in the proposed A3L-ATT converter,
the overload current capability can be significantly improved and the conduction
losses can be reduced. Specifically, the redundant leg can be used to provide parallel conduction paths for the load currents in phase legs a, b and c.
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Table 4.1: Switching states of the A3L-ATT converter with color scheme
state

type
Psh
Ps
PO
O
Nsh
Ns
Nsh

P
O
N

Sx1
1
1
1
0
0
0
0

switching status
phase leg (x=a, b, or c)
redundant leg
Sx2 Sx3 Sx4 Sx5 Sx6 Sr1 Sr2 Sr3 Sr4 Sr5
1
1
0
1
1
1
0
0
0
0
0
1
0
1
0
0
0
0
1
0
0
1
0
1
0
0
1
1
0
1
1
1
0
1
1
0
1
1
0
1
1
0
1
0
1
0
0
0
1
0
1
0
1
0
1
1
0
0
0
0
1
0
1
0
1
0
1
1
0
1
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Figure 4.2: The proposed three-phase advanced three-level active T-Type
(A3L-ATT) converter topology.
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For example, Fig. 4.3(a) is showing a current sharing scenario where the
redundant leg is sharing the load current with Phase-A leg. The Phase-A leg is
producing a P state at the output while simultaneously the redundant leg is also
producing a P state at the output. The output of the redundant leg is connected to
the load through phase leg a.
Assuming the on-state resistance of the SiC MOSFETs used in the topology
as R, the current sharing paths will provide a parallel path with the on-state resistance of 3R. The equivalent resistance between the dc-bus and the output will
decrease to 0.75R which is a 25% reduction in conduction losses. The conduction
losses can be reduced further by turning on the second sharing path shown in blue
color in Fig. 4.3(b). The equivalent resistance between the dc-bus and the output
will decrease to 0.66R which is a 33% reduction in conduction losses while producing the P or N state at the output. The A3L-ATT converter has superior current
sharing capability than the A3L-ANPC converter [112] because of the total equivalent resistance when outputting P or N state. Current sharing capability cannot
be used while any one of the phase legs a, b, or c is in the O state, because turning
on Sr1 or Sr4 will lead to a shoot-through fault in the dc-bus.
The switching states of the converter are categorized with colors as shown
in Table 4.1. The group of red states represents the normal operation mode with
no current sharing. The group of blue states enables current sharing mode for the
phase legs that are outputting a P state. Finally, the group of yellow states implements current sharing mode for the phase legs that are outputting an N state. All
the phase legs must use a switching state from the same color group simultaneously in order to avoid a shoot-though fault in the dc-bus.
As an example, considering a case that the phase leg a is outputting a P state
and the phase leg b and c are outputting an N state, current sharing is possible if
Psh is selected for the phase leg a and Ns is chosen for the phase leg b and c. Note
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(b) Current Sharing with Two Paths

Figure 4.3: The proposed current sharing strategy under normal operation.
that the chosen states are from the same color group in Table 4.1. Current sharing
capability is highly dependant on the modulation scheme which is used to control
the converter. In the following subsections the current sharing characteristics of
different modulation schemes are discussed. The basic principle of the various
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PWM schemes that are going to be discussed is presented in [116].
4.1.1

Current Sharing in Sine-PWM-PD Scheme
Equation (4.1) shows three sinusoidal duty ratios for the three-phase in-

verter with the Sine-PWM-PD modulation strategy [116]:
d a = m cos(ωt)
db = m cos(ωt − 2π/3)

(4.1)

dc = m cos(ωt − 4π/3)
The modulation index m controls the magnitude of the inverter output voltages, and ω sets the output angular frequency. Current sharing is only possible
when all three phase legs output either P or N states. In other words, none of the
phase legs can output an O state during current sharing mode. In order to determine when current sharing is possible, one additional duty ratio is calculated and
given in (4.2):
ds−sine− pd = max(|d a |, |db |, |dc |) + min(|d a |, |db |, |dc |) − 1

(4.2)

Current sharing in the Sine-PWM-PD scheme is achievable only when the
ds−sine− pd is greater than zero. Figure 4.4 shows the different possible intersections
of ds−sine− pd (blue) and zero (gray) at different angles and modulation indices.
The duty ratio ds−sine− pd is plotted ten times starting with a modulation index of
m = 0.1 up to a modulation index of m = 1 in steps of 0.1. The line thickness is representative of the value changes of the modulation index. For example, starting at
m = 0.1 the line is at its thinnest, and as m increases the thickness increases. Note
that current sharing is not possible for modulation indices below 0.66. According
to (4.3), the current sharing capability of the converter is enabled if ds−sine− pd is
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Figure 4.4: Current sharing duty ratio ds−sine− pd (blue) in the Sine-PWM-PD
modulation scheme.
greater than zero and the sharing duration (dshare ) is equal to ds−sine− pd . Otherwise, if ds−sine− pd is less than zero, the converter can not share current and dshare
will be equal to zero. Note that current sharing is not possible for modulation indices below 0.66 because modulation indices below 0.66 will result in ds−sine− pd
smaller than zero, as shown in (4.3).

dshare =




ds−sine− pd

if ds−sine− pd > 0



0

if ds−sine− pd ≤ 0

(4.3)

Figure 4.5(a) shows the output voltages of each phase leg including the redundant leg. Additionally, the triangular carrier signals (shown in thin brown
traces), duty ratios and switching combinations are shown. Assuming a modulation index m = 0.9 and ωt = 10◦ the duty ratio ds−sine− pd is calculated to be
0.1941. Since the duty cycle is greater than zero, the current sharing is enabled
and dshare = 0.1941. Accordingly, the selected phase leg can share the load current
with the redundant leg for a duty ratio of 19.41% of that specific switching cycle.
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Recalling that sharing current with Phase-A leg is associated with the switching
states in blue color in Table 4.1. Please note that in Fig. 4.5(a), the load current in
Phase-A leg is shared with the redundant leg and the sharing duration, shown in
blue, is approximately 19.41%.
Figure 5.4(a) shows the possible current sharing ratios dshare over a range of
modulation indices and ωt. The range of ωt is from −30◦ to 30◦ because it repeats
every 60◦ and the range of the modulation index changes from 0 to 1. It is observed
that sharing is not possible for modulation indices below 0.66. Maximum current
sharing duty ratio of 50% is obtained at m = 1 and ωt = 0◦ .
It should be noted that the first quarter cycle in Fig. 4.5(a) is producing Po ,
O and O states for the three phases which belong to one color scheme in Table
4.1. The third time interval in Fig. 4.5(a) is outputting Psh , Ns and Ns state which
belong to the blue color scheme shown in Table 4.1.
4.1.2

Current Sharing in Sine-PWM-POD Scheme
The modulation of the Sine-PWM-POD scheme [116] uses the same three

duty ratios as the Sine-PWM-PD scheme, but the carrier signal is shifted by 180
degree as shown in Fig. 4.5(b) (i.e., the thin brown traces). Unlike the Sine-PWMPD scheme, current sharing is always possible for the Sine-PWM-POD scheme.
The duty ratio of the current sharing over a switching cycle is shown in (4.4).

dshare = min(|d a |, |db |, |dc |)

(4.4)

The calculated sharing duty ratio for the modulation index m = 0.9 and the
ωt = 10◦ is 0.3078. In other words, the load current in any phase leg can be shared
with the redundant leg for 30.78% of that specific switching cycle. Figure 5.4(b)
shows the possible current sharing duty ratio over a switching cycle. Obviously,
the current sharing region is possible over the whole range of modulation indices
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Figure 4.5: Current sharing duration in a switching cycle under Sine PWM
schemes, m=0.9 and theta=10 degree.
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in comparison with the Sine-PWM-PD scheme, but the maximum sharing duration
cannot exceed 50%.
4.1.3

Current Sharing in SFO-PWM-PD Scheme
The three duty ratios for the three-phase inverter with the SFO-PWM-PD

scheme [116] are given in (4.5) and (4.6):

dinj = 0.5[max(d a , db , dc ) + min(d a , db , dc )]

(4.5)

dsa = d a − dinj
dsb = db − dinj

(4.6)

dsc = dc − dinj
Similar to the Sine-PWM-PD switching strategy, the current sharing is possible when ds−s f o− pd is greater than zero, as given in (4.7). The sharing duty ratio
(dshare ) is equal to ds−s f o− pd when current sharing is possible, as shown in (4.8).
ds−s f o− pd = max(|dsa |, |dsb |, |dsc |) + min(|dsa |, |dsb |, |dsc |) − 1

dshare =




d


0

s−s f o − pd

if ds−s f o− pd > 0

(4.7)

(4.8)

if ds−s f o− pd ≤ 0

Figure 4.6(a) illustrates the carrier signals, duty ratios and the switching
combinations used for the SFO-PWM-PD scheme. Assuming a modulation index m = 0.9 and ωt = 10◦ , the calculated current sharing duty ratio is 0.1941.
This indicates that sharing the load current with the redundant leg is possible for
19.41% of that specific switching cycle. Unlike the Sine-PWM-PD scheme, the maximum modulation index is not fixed at 1 and can be increased to 1.1547. Assuming
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the same maximum output voltage for the Sine-PWM-PD and the SFO-PWM-PD
schemes, the modulation indices are calculated to be m = 0.9 and m = 1.0392,
respectively. The calculated current sharing duty ratios are dshare = 0.1941 and
dshare = 0.3788, respectively. Obviously, for generating the same output voltage,
the SFO-PWM-PD has larger current sharing duty ratio in comparison with the
Sine-PWM-PD scheme. This means that the SFO-PWM-PD scheme has higher
dc-bus voltage utilization. Therefore, if both modulation schemes were designed
such that they had the same maximum output voltage, the SFO-PWM-PD scheme
would have higher sharing capability.
Figure 5.5(a) shows the current sharing duty ratio for all modulation indices
and ωt. Note, the maximum current sharing duty ratio over a switching cycle is
0.725 in this modulation scheme which happens at m = 1.1547 and ωt = 0◦ .
4.1.4

Current Sharing in SFO-PWM-POD Scheme
In the SFO-PWM-POD modulation scheme, the same three reference volt-

ages are used as the SFO-PWM-PD scheme, but the lower carrier signal is shifted
by 180 degree, as shown in Fig. 4.6(b) (in thin brown traces). In this modulation
scheme, current sharing is always possible and the current sharing duty ratio is
given in (4.9):

dshare = min(|dsa |, |dsb |, |dsc |)

(4.9)

Assuming the modulation index m = 0.9 and ωt = 10◦ , the sharing duty
ratio is calculated to be 0.4617. The load current can be shared for 46.17% of the
switching cycle. Considering having the same voltage at the output for the SinePWM-POD and the SFO-PWM-POD schemes, the modulation indices are calculated to be m = 0.9 and m = 1.0392, respectively. The calculated current sharing
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Figure 4.6: Current sharing duration in a switching cycle under various SFO
PWM schemes, m=0.9 and theta=10 degree.
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duty ratios are dshare = 0.3078 and dshare = 0.5284, respectively, which verifies the
superiority of the SFO-PWM-POD scheme.
Figure 5.5(b) shows the possible current sharing duty ratio over a switching
cycle with the SFO-PWM-POD scheme for all modulation indices and ωt. Note
that the SFO-PWM-POD scheme possesses the best current sharing duty ratios
for all operating conditions in comparison with the aforementioned three PWM
modulation schemes. The maximum current sharing duty ratio is 0.8625 and is
achieved at m = 1.1547 and ωt = 0◦ in this modulation scheme. A comparison
between these four modulation schemes in Fig. 5.4 and Fig. 5.5 illustrates that
the SFO-PWM-POD scheme will provide larger current sharing duty ratio than
other modulation schemes, leading to better overall performance of the proposed
converter.
4.2

Fault-Tolerant Operation for Open-Circuit Faults
In this section, the open-circuit faults of the power semiconductors that

could occur to the proposed A3L-ATT converter are investigated. Since the faulttolerant strategies for open-circuit faults in Phase-B and C legs will be approached
the same way as the Phase-A leg, open-circuit faults in the Phase-A leg will only be
considered here. Additionally, open-circuit faults in switches Sa4 , Sa3 , and Sa6 are
the dual of open-circuit faults in switch Sa1 , Sa2 , and Sa5 , consequently, open-circuit
faults of the latter will not be discussed here. Fault scenarios in the redundant leg
switches Sr4 , Sr3 , and Sr6 are the same as switches Sr1 , Sr2 , and Sr5 , therefore, they
are not going to be investigated in this section. In the following subsections, the
individual fault scenarios will be discussed and appropriate recovery strategies
will be introduced.
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(a) Sine-PWM-PD

(b) Sine-PWM-POD

Figure 4.7: Current sharing capability of the proposed A3L-ATT inverter for
various Sine PWM strategies.
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(a) SFO-PWM-PD

(b) SFO-PWM-POD

Figure 4.8: Current sharing capability of the proposed A3L-ATT inverter for
various SFO PWM strategies.
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4.2.1

Open-circuit in Sa1
An open-circuit fault in Sa1 will result in losing the P state in the Phase-A

leg. To reclaim the P state, the switches Sr2 , Sr3 , Sr5 and Sr6 of the redundant leg are
turned off to disconnect the VNP from NP. Turning on switch Sr1 will reconfigure
the P state path through the converter as shown in Fig. 4.9. Although turning
on the switch Sr1 will recover the lost P state but the converter loses the ability to
output an O state. In this case, the converter has the ability to output P and N
states. Hence, it performs as a two-level converter with full modulation index.

Sr1
Vd
2
Sr2

Sr5

NP

Vd
2

Sa2

Sa5

Sa3

Sa6

V NP
Sr3

Sr6

Sr4

Redundant Leg

Sa4

Phase A Leg

Figure 4.9: Fault-tolerant operation for an open-circuit switch fault in Sa1 at State
P
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4.2.2

Open-circuit in Sa2
An open-circuit fault in Sa2 will not cause any severe issues in the converter.

Due to such a fault, the converter loses one of the parallel conduction paths at
the O state which will result in a slight increase of conduction losses. Therefore,
the converter can still operate three-phase three-level output voltages with full
modulation index.
4.2.3

Open-circuit in Sa5
An open-circuit fault in Sa5 causes similar consequences as the open-circuit

fault in Sa2 . The converter losses a parallel conduction path for the O state and can
still generate three-level voltages with full modulation index.
4.2.4

Open-circuit in Sr1
An open-circuit fault in Sr1 of the redundant leg eliminates the possibility

to share current with other main phase legs at the P output state. However, the
normal operation is unaffected and the converter can still produce three-phase
three-level voltages at full modulation index.
4.2.5

Open-circuit in Sr2
An open-circuit fault in Sr2 results in the loss of a parallel conduction path

that connect the VNP to NP. The normal operation of the converter is unaffected
and the converter experiences slightly more conduction loss in the neutral point
current path.

93
4.2.6

Open-circuit in Sr5
Open-circuit fault in Sr5 has the same effect as the open-circuit fault in Sr2 .

Therefore, the converter can maintain the three-level operation and full modulation index at the cost of slightly increased conduction loss.
4.3

Fault-Tolerant Operation for short-circuit faults
Short-circuit faults of one device at a time are considered in this section.

The short-circuit fault scenarios are divided up between the three phase legs a,
b, and c and the redundant leg. The short-circuit faults that appear in Phase-A
leg are handled exactly the same as a short-circuit fault in Phase-B and PhaseC legs. Therefore, only the short-circuit faults in the Phase-A leg are considered
here. Furthermore, short-circuit faults in Sa1 , Sa2 , and Sa5 have dual fault scenarios
in switches Sa4 , Sa3 , and Sa6 and thus the dual fault scenarios are not covered here.
Finally, in the redundant leg, the short-circuit fault scenarios in switches Sr1 , Sr2 ,
and Sr5 are covered. Considering the circuit symmetry, these switches have dual
fault scenarios with switches Sr4 , Sr3 , and Sr6 will not be repeated.
4.3.1

Short-circuit in Sa1
Fig. 4.10(a) shows the A3L-ATT converter with a short-circuit fault in Sa1 .

Turning on the switches Sa2 , Sa3 , Sa5 and Sa6 to output an O state will cause a shortcircuit of the upper dc-bus capacitors. Fig. 4.10(b) shows the A3L-ATT converter
with a short-circuit fault in Sa1 trying to produce a N state. Turning on the Sa4 to
output state N will also cause a short-circuit of the whole dc-bus. The result of the
short circuit in switch Sa1 is the loss of states O and N at the output of Phase-A. The
loss of O and N states results in a reduced modulation index and reduced output
power.
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(a) A short-circuit fault in Sa1 at State O.
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(b) A short-circuit fault in Sa1 at State N.

Figure 4.10: Demonstration of potential short-circuit paths while having a
short-circuit fault in Sa1
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4.3.2

Short-circuit in Sa2
Considering that in normal operation the VNP is connected to NP through

the redundant leg, a short-circuit fault in Sa2 will cause a short-circuit of the upper
dc-bus capacitors if the converter outputs any of the P states. As shown in Fig.
4.11(a), turning on Sa1 in order to have one of the P states will cause a short-circuit
of the upper dc-bus capacitors. The solution is to disconnect the VNP from the
NP. In this case, the converter regains the ability to output a P state in the faulty
phase leg, but disconnecting the VNP from the NP makes it impossible to have the
O state in the phase legs. Therefore, the converter can only output P and N states
resulting in two-level operation but with full modulation index.
4.3.3

Short-circuit in Sa5
Considering that in normal operation the VNP is connected to NP through

the redundant leg, short-circuit in Sa5 will cause a short if the converter outputs
any of the N states. As shown in Fig. 4.11(b), turning on Sa4 in order to have one of
the N states will cause a short-circuit of the lower dc-bus capacitors. The solution
is to disconnect the VNP from the NP. In this case the converter regains the ability
to output N in the faulty phase leg but disconnecting the VNP from NP makes it
impossible to have an O state in the phase legs. Therefore, the converter can only
output P and N allowing full modulation index but in two-level operation.
4.3.4

Short-circuit in Sr1
Having a short-circuit fault in Sr1 while the switches Sr2 , Sr3 , Sr5 and Sr6

are on will cause a shoot-through of the upper dc-bus capacitors, as shown in Fig.
4.11(c). The solution is to turn off the switches Sr2 , Sr3 , Sr5 and Sr6 and disconnect
the NP from VNP. Such action will allow the converter to function as two-level
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(a) A short-circuit fault in Sa2 at State P
Sr1

Sa1

Vd
2
Sr2

Sr5

Sa2

NP

Vd
2

V NP
Sr3

Sr6

Sa3

Sa6

Sr4

Sa4

Redundant Leg

Phase A Leg
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(c) A short-circuit fault in Sr1

Figure 4.11: Demonstration of potential short-circuit paths while having a
short-circuit fault in Sa2 , Sa5 or Sr1
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mode with full output power and modulation index.
4.3.5

Short-circuit in Sr2
Having a short-circuit fault in switch Sr2 will cause a shoot-through of the

upper dc-bus capacitors while trying to turn on the Sr1 . This fault will prevent
the converter from performing current sharing while outputting a P state. The
solution is to run the converter in normal operation without current sharing at P
state. Current sharing with the N state is still maintained.
4.3.6

Short-circuit in Sr5
A short-circuit fault in switch Sr5 will cause a shoot-through of the lower dc-

bus capacitors while trying to turn on the Sr4 . This fault will prevent the converter
from performing current sharing at output state N. However, current sharing at
the state P is maintained. The solution is to run the converter in normal operation
mode and only perform current sharing with the P state.
4.4

Comprehensive Comparison with the Conventional T-Type Inverter
First, it is necessary to investigate the impact of the redundant leg on the

inverter efficiency and compare it to the conventional T-Type inverter. To obtain
the efficiency profiles of these inverters, thermal modeling of the switching devices
has been conducted in PLECS simulation software. The simulation is conducted at
an ambient temperature of 50 ◦ C. In the simulation, the switching frequency of the
inverter is set at 10 kHz, and the fundamental output frequency is 60 Hz. Also, the
dc-bus voltage is 600V, and the rated output current is 18A RMS. CREE SiC MOSFETs C2M0025120D (1200V/60A) are employed to configure the inverter. The efficiency of the conventional three-level three-leg T-Type inverter and the proposed
three-level four-leg A3L-ATT inverter is simulated and compared at various out-
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(a) Efficiency of A3L-ATT inverter v.s. the T-type inverter

(b) Conduction losses in all the middle redundant devices

Figure 4.12: Efficiency and device losses investigation in the proposed A3L-ATT
inverter (ambient temperature: 50◦ C).
put power percentages, as shown in Fig. 4.12(a). It can be seen that there is a slight
efficiency degradation in the proposed A3L-ATT inverter, compared with the TType inverter. For instance, at rated load condition (i.e., 100% load), the efficiency
of the A3L-ATT inverter is only 0.02% lower than the T-Type inverter. It should be
noted that efficiency of both the inverters are based on the consideration of the total device losses and an assumption of 1% of inherent passive losses, which include
filter losses and gate driver losses. There are three reasons that A3L-ATT performs
efficiently. First, the parallel connection of all the bi-directional middle devices
produces lower conduction losses, compared to these in the T-Type inverter. Sec-
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ond, the middle bi-directional devices (Sr2 , Sr3 , Sr5 , and Sr6 ) on the redundant leg
are kept constant-on to access the dc-bus middle point, thus there are no switching
losses in these devices. The total conduction losses of these middle devices are
simulated and shown in Fig. 4.12(b), which shows that the conduction loss is only
8.3 Watts at rated load condition. Third, the conduction losses in the outer devices
of the main phase legs of the A3L-ATT inverter are reduced due to the current
sharing with the redundant leg at healthy condition. Fig. 10(a) shows the current
sharing between the Phase-A leg and the redundant leg in both the positive and
negative cycles at rated load condition. It can be seen that the redundant devices
Sr1 and Sr4 share as much as 40% of the load current in the positive and negative
cycles, respectively. In other words, the conduction losses in outer devices of the
three main legs will be significantly reduced. Fig. 10(b) demonstrates such loss
reduction by using the current sharing strategy with the SFO-PWM-POD strategy,
compared to the losses in the outer devices in the conventional T-Type inverter.
It should be noted that the outer devices in the conventional T-Type inverter dissipate more losses than the middle devices under the condition of positive power
factor high modulation index condition. The current sharing capability of this proposed A3L-ATT inverter will significantly relieve such thermal unbalance issue.
In addition to the efficiency comparison with the conventional T-Type inverter, all other main performance evaluation criterion such as device quantity,
output power, total weight, total physical volume, fault-tolerant capability, and the
balancing of loss distribution among devices are all comprehensively compared
and shown in Table 4.2. Note, the A3L-ATT inverter has more enhanced faulttolerant capability to both open-circuit and short-circuit switching faults, while
the output power and efficiency are similar. The addition of the redundant phase
leg in the proposed A3L-ATT inverter helps share the overload current and eventually improve the loss distribution among the switching devices, while there is
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(a) Current sharing in the proposed A3L-ATT inverter.

(b) Total conduction loss reduction in the outer devices.

Figure 4.13: The simulated current sharing in the proposed A3L-ATT inverter and
the related conduction loss reduction in its outer devices (ambient temperature:
50◦ C).
uneven loss distribution in the conventional T-Type inverter which constrains its
maximum output power and output frequency. All these performance benefits are
simply achieved at the cost of adding one symmetrical phase leg. There is slight
increase in both the physical volume and weight for the proposed A3L-ATT inverter, due to one additional phase leg and the redundant devices. In order to
implement the associated fault diagnostic algorithm, one more current sensor is
required to monitor the variations of the dc-bus neutral-point current. For the
voltage sensing, similar to other three-level inverters in typical industrial applica-
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tions, both the proposed A3L-ATT inverter and the conventional T-Type inverter
demand two voltage sensors on the dc side to monitor the balancing of dc-bus
voltages. Finally, it should be noted that this research is targeted at the powertrain
systems of generic electric vehicles, in which the reliability and safety have higher
priority to the cost.
4.5

Experimental Results
To verify the functionality of the proposed A3L-ATT converter, a three-

phase A3L-ATT inverter prototype was designed and implemented in the laboratory, as shown in Fig. 4.14(a). The power switching devices used in the inverter prototype are SiC MOSFETs (Model No.: CREE C2M0025120D, rated at
1200V/60A). The microprocessor used in this prototype is a TI digital signal processor TMS320F28377D. A 3-phase RL load in wye configuration, with a resistance
per phase of 10Ω and inductance per phase of 900µH, is used as the load for this
inverter. The dc-bus voltage is 600 V, and the nominal output power in the test

Table 4.2: Comprehensive Comparison between the Proposed A3L-ATT converter
and the Conventional T-Type converter
Evaluation Criterion
A3L-ATT
Device Quantity
24 MOSFETs
Output Power (kW)
13.5
Total Weight (kg)
2.15
Total Physical Volume (L)
3.31
Efficiency
98.73
Sensor Quantity
3 current, 2 voltage
Microprocessor
TMS320F28377D
GPIO
31
Tolerance to SC Fault
66.7%
Power at SC Fault-Tolerant
Rated
Tolerance to OC Fault
100%
Power at SC Fault-Tolerant
Rated
Loss Distribution of Devices
Balanced

Conventional T-Type
12 MOSFETs
13.5
1.7
1.50
98.75
2 current, 2 voltage
TMS320F28377D
18
No
Derated
50%
Derated
Unbalanced
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B

A
C
(a) Experimental prototype of the A3L-ATT converter, (A) control board, (B) Phase-A leg, (C)
the laminated dc-bus bar

(b) busbar assembly

Figure 4.14: Prototype of the customized three-phase SiC A3L-ATT inverter.
is 13.5 kW. The switching frequency is 10 kHz, and the output fundamental frequency and the modulation index are 60 Hz and 0.8, respectively.
There is a four-layer laminated bus bar structure designed to reduce the parasitic inductance of the commutation path, since high parasitic inductance will induce large switching voltage overshoots and the associated switching losses. The
low-inductance bus bar structure is shown in Fig. 4.14(b). The bus bar assembly
provides low inductance commutation path from dc-link capacitors to the switching devices. Also, the VNP and NP points on the different phase legs and the fault-
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Figure 4.15: Experimental results of the fault-tolerant operation of the proposed
A3L-ATT converter under various switching faults (SFO-PD modulation). (a)
Short-circuit fault in Sa2 (b) Short-circuit fault in Sa5 (c) Open-circuit fault in Sa1
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Figure 4.16: Experimental results of the fault-tolerant operation of the proposed
A3L-ATT converter under various switching faults (SFO-POD modulation). (a)
Short-circuit fault in Sa2 (b) Short-circuit fault in Sa5 (c) Open-circuit fault in Sa1
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tolerant leg are connected through the bus bars. Moreover, each phase leg has film
decoupling capacitors with parasitic inductance of only a few nanohenries on the
dc-link to minimize the commutation loop inductance.
4.5.1

Short/Open Circuit Faults
In the experiments, the A3L-ATT inverter is programmed to output 3 fun-

damental cycles of line currents and line-to-line voltages in normal operation, followed by another 3 fundamental cycles of faulty operation, and finally 3 fundamental cycles of fault-tolerant operation. This is in order to compare the variations
of the inverter phase currents and line-to-line voltages under normal operation,
faulty operation, and fault-tolerant operation. Two different modulation schemes
are adopted in the tests, and the associated experimental results are acquired. All
the fault scenarios presented in Fig. 4.15 are achieved at the SFO-PWM-PD scheme
and all the other fault scenarios in Fig 4.16 are achieved at the SFO-PWM-POD
scheme.
Figures 5.7, 5.8, and 4.15(c) illustrate the behaviour of the converter under
short-circuit fault in Sa2 and Sa5 and an open-circuit fault in Sa1 respectively. The
converter is using the SFO-PWM-PD modulation scheme. Three-phase load currents are shown as i a , ib and ic . The current flowing through the Sa1 is shown with
iSa1 and the line-to-line voltage between phase A and phase B is presented as Vab .
In all cases, the converter is reclaiming the output voltage with full modulation
index in the two-level mode. Since the open-circuit fault in Sa2 has no impact on
the converter output performance, it is not necessary to demonstrate the related
experimental results.
Figures 4.16(a), 4.16(b), and 4.16(c) depict the behaviour of the converter
under short-circuit fault in Sa2 and Sa5 and an open-circuit fault in Sa1 respectively.
The converter is using the SFO-PWM-POD scheme. In all cases, the converter is
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reclaiming the output voltage with full modulation index in a two-level mode.
The dc offset in the iSa1 presented in Fig. 4.15 and Fig. 4.16 is due to the fact that
the Rogowski coils used in the experiments cannot filter the 60 Hz low-frequency
component. The noises in the iSa1 waveform is caused by charging and discharging
of the drain source parasitic capacitance of the MOSFET devices. Furthermore, the
load current THD for three-level waveform (SFO-PWM-PD scheme) is calculated
to be 4.62%. Also, the load current THD for the two-level waveform is calculated
to be 9.51%.
It should be noted that the open-circuit fault is implemented by interrupting the PWM pulse from that specific switch during experiments. The anti-parallel
body diodes of the MOSFETs do not pose any adverse effect on the experiments.
Handling a short-circuit current in the SiC MOSFETs is more challenging than the
conventional Si IGBTs. That is because that the short-circuit current in SiC MOSFETs rises faster than that in the Si devices. Short-circuit behaviour of the SiC
MOSFETs are investigated in [117–119]. In [117], the authors explained the design
procedure of a SiC MOSFET short-circuit protection that can act under 600 ns. The
same de-saturation design process has been adopted to contain the short-circuit
current in A3L-ATT converter. After a short-circuit in a switch is detected, the processor prevents the turn-on of any switches that can lead to a shoot-through fault
that causes a waveform distortion in the output current. These cases have been
illustrated in Fig. 4.10 and Fig. 4.11. This is the reason that there are not any considerable current spikes in the short-circuit output waveforms shown in Fig. 12
and Fig. 13. Also, showing the faulty mode of the inverter for three fundamental
cycles (60 Hz) is only for illustration purposes. It is intended to show the distortion
in the output current when a fault happens. The processor is capable of detecting
a short-circuit fault in several microseconds and it can enable the inverter to enter
the fault-tolerant mode immediately.
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4.5.2

Current Sharing
Experimental waveforms for current sharing are provided in Fig. 4.17.

In these results, current sharing is enabled at the Psh state. The load current i a
is shown in green, the line-to-line voltage v ab is shown in magenta, the current
through switch Sa1 is shown in blue, and the current through switch Sr1 is shown
in red. Two different current sharing paths are available as shown in Fig. 4.3. Figure 4.17(a) depicts the experimental waveforms for current sharing using one path
as shown in Figure 4.3(a). Figure 4.17(b) depicts the experimental waveforms for
current sharing using two paths as shown in Figure 4.3(b). Note that with both
paths enabled, the current in Ish is higher and Isa1 is lower than that with one path
enabled. Consequently, more current is being shared and the conduction losses in
the SiC MOSFETs (Sa1 , Sa2 , and Sa5 ) are reduced.
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(a) current sharing in 0 deg (1 path).

(b) current sharing in 0 deg (2 paths).

Figure 4.17: Experimental results for current sharing between the redundant leg
and the Phase-A leg by using one neutral path or two neutral paths.

4.6

Summary
This chapter of the dissertation is based on the work that is published in

IEEE Journal of Emerging and Selected Topics in Power Electronics [87] by the
author.
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A novel fault-tolerant three-phase A3L-ATT power converter topology is
introduced in this chapter. Fault-tolerant operation under different fault scenarios have been discussed. The topology can tolerate any open-circuit switching
faults and most short-circuit switching faults, with the capability to output full
voltages and currents under the fault tolerant operation modes. Furthermore, this
new fault-tolerant topology has the ability of sharing current between the redundant leg and any of the main legs under normal healthy condition. Such current
sharing increases the efficiency and the overload thermal capacity of the converter.
Different modulation schemes for current sharing capability are investigated and
the SFO-PWM-POD modulation strategy is proved to have the maximum current
sharing duty ratio among the various modulation schemes investigated. Simulation and experimental results based on a 13.5-kW three-phase SiC A3L-ATT converter prototype are provided, which verify all the theoretical expectations of this
proposed converter. The introduction and development of this A3L-ATT converter
provides a promising fault-tolerant solution to power conversion in safety-critical
applications, where the continuous operating availability of power converters under faulty conditions is given a higher priority to the system cost.
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CHAPTER 5
EFFICIENCY IMPROVEMENT OF FAULT-TOLERANT THREE-LEVEL
POWER CONVERTERS
This chapter of the dissertation is based on the work that is published in
IEEE Transportation Electrification Conference and Expo (ITEC) [120] by the author.
5.1

Introduction
As reported in the literature, among the various multilevel power converter

topologies, the Neutral Point Clamp (NPC) converter, including both the I-Type
NPC converter and T-Type NPC converter, is the most widely used multilevel
converter topologies in the industry. A derivative topology named Active Neutral Point Clamp (ANPC) converter has also been widely used in the industry in
order to balance the loss distribution among the semiconductor devices.
Reliability of power converters has been of paramount importance since the
early stages of its development [121], [122]. Since additional switches are utilized
in multilevel power converters, the device failure probability might be higher in
comparison to the conventional two-level converters. Various literature has been
presented on the on-line diagnosis of switching faults in multilevel converters as
well as the associated fault-tolerant operation during the post-fault stage [34, 85,
96, 102, 123–127].
Among the NPC multi-level converters mentioned above, the T-Type NPC
converter has the least number of switching devices. Although the T-Type topology has some inherent fault-tolerant capabilities, the output voltage has to be decreased significantly during post-fault operation if any of the outer switches has
an open-circuit fault [123]. Reduced output voltage is not desirable for safetycritical applications such as the propulsion systems for electric vehicles, electric
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Figure 5.1: Fault-tolerant Three-level power converter topologies
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aircrafts, and electric ships. In order to maintain full output voltage under faulttolerant operation conditions, a fault-tolerant T-Type inverter has been introduced
in [128]. As shown in Fig.5.1(a), a redundant and identical T-Type phase leg is
added between the dc-bus capacitor bank and the conventional T-Type inverter.
In this topology, the fault-tolerant leg is operated as a back-up when there is a device failure in any of the main phase legs. In addition, the redundant phase leg can
be leveraged to share overload current and achieve soft-switching under normal
operating conditions. The novel fault-tolerant topology enables the T-Type converter to be more resilient against open-circuit or short-circuit faults, at the cost of
an additional phase leg. As it can be seen from Fig.5.1(a), due to the necessity of
providing the neutral point potential, the two middle switches of the redundant
leg, i.e., Sr2 and Sr3 , are constantly on during normal operation. As a result, the
full neutral-point current always flows through these two switches under normal
operation, generating significant conduction losses from the neutral-point bridge
(NPB), which may cause thermal stress on these two middle devices as well as
decreasing the efficiency of the T-Type converter. The fault tolerant topologies
shown in Fig. 5.1(b) and Fig. 5.1(c) are called A3L-ANPC and A3L-ATT, respectively. These converters are having a neutral point current path through the fault
tolerant leg similar to the aforementioned fault tolerant t-Type converter. This paper will investigate the mitigation of the conduction losses in the NPB through
the use of different modulation strategy on the various fault-tolerant topologies
shown in Fig. 5.1.
5.2

Analysis of Neutral-Point Current
The fault-tolerant three-phase four-leg T-Type converter topology shown in

Fig. 5.1(a) was originally introduced in [128]. The complete operating principle
is described in reference [128]. This topology consists of three T-Type phase legs
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depicted as blue, red, and green in Fig. 5.1(a), and finally an additional phase leg,
depicted in yellow in Fig. 5.1(a), is located in the front end of the converter. The
common neutral point connection of the three phase legs is named the Virtual Neutral Point (VNP). The VNP is connected to the actual DC bus neutral point (NP)
through the two middle switches of the redundant leg. Under normal operating
conditions, these two switches on the NPB, Sr2 and Sr3 , are kept constantly on, to
connect to the NP, while Sr1 and Sr4 are kept constantly off during normal operating condition. The NPB switches, which are located between the VNP and the NP,
produce significant conduction losses under normal operation in comparison with
the conventional T-Type converter.
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Figure 5.2: Simulated neutral point current of the fault-tolerant T-Type converter
under various modulation methods
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Figure 5.3: Simulated neutral point current of the fault-tolerant T-Type converter
under various modulation methods

In order to reduce the conduction losses in the NPB, various modulation
methods are investigated in this work in an effort to find a method that has minimal increase on conduction losses compared to the traditional multilevel converter
topologies. In the literature, the average neutral point current has been intensively
investigated in an effort to balance the DC bus voltage [129, 130]. However, in
this paper, due to the high stress placed on switches Sr2 and Sr3 due to the RMS
current which flows through these switches, the rms current in the NPB will be
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thoroughly investigated in order to find a method to minimize the RMS current.
The rms current rating of these two switches will be determined for various modulation methods and compared to other switches in the topology.
To investigate the loss mitigation in the NPB, four carrier-based modulation
schemes are considered in simulation to determine the rms neutral point current
flowing through the NPB switches. The four modulation schemes under investigation here includes Sine-PWM in-phase disposition (PD), Sine-PWM phase opposition disposition (POD), Switching Frequency Optimal PWM (SFO) in-phase
disposition (PD), and Switching Frequency Optimal PWM (SFO) phase opposition
disposition (POD) [131, 132]. The switching frequency of the modulation scheme
is defined in (5.1), and the output voltage frequency is defined in (5.2). The neutral
point current (RMS value) is calculated over a switching frequency period (5.3) and
a fundamental output period (5.4). Two distinct neutral-point RMS currents are
calculated to understand the thermal cycling in the NPB semiconductor switches
due to the low frequency nature of the rms current. Additionally, the current rating of the semiconductor device can be determined. The neutral point current,
Ineutral , and the two rms currents, Irms,cycle and Irms , are shown in Fig. 5.2 and Fig.
5.3 for the various modulation methods. The currents for the Sine-PWM PD and
the SFO-PWM POD modulation methods are shown in Fig. 5.2(a) and Fig. 5.3(b),
respectively. As it can be seen, the neutral point current is smaller in SFO-PWM
POD compared to the other three modulation methods under investigation here.
Likewise, the RMS currents in SFO-PWM POD are significantly lower than that
in Sine-PWM PD method. This indicates that the conduction losses in the NPB
switches, Sr2 and Sr3 , will be much lower with the SFO-PWM POD modulation
strategy.
The neutral point current (RMS) is plotted in Fig. 5.4 and Fig. 5.5 vs modulation index and load power factor for the various modulation schemes. The
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simulation is done in PLECS by running the simulation for 900 different operation
points. Note that the maximum modulation index for SFO modulation references
are 1.15 which enables more voltage utilization of the converter. The simulation
results show that the SFO-PWM-POD scheme shown in Fig. 5.5(b) is the minimum
rms current of the all modulation schemes in all the modulation indices and load
power factor. It is obvious that the simulation data makes the converter to be able
to switch between the modulation schemes in order to balance the losses in the
converter.

s
Irms,cycle =
s
Irms =

1
Tsw
1
=
Tout

f sw =

(5.1)

f out

(5.2)

1
Tsw

1
Tout

Z to + Tsw
to

Z to + Tout
to

Ineutral (t)2 dt

Ineutral (t)2 dt

(5.3)

(5.4)
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(a) Sine-PWM-PD

(b) Sine-PWM-POD

Figure 5.4: Neutral-point RMS current versus various modulation indices and
power factors under different sine-PWM schemes
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(a) SFO-PWM-PD

(b) SFO-PWM-POD

Figure 5.5: Neutral-point RMS current versus various modulation indices and
power factors under different SFO-PWM schemes
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Table 5.1: Experimental Parameters of the fault-tolerant converter prototypes
Converter
Switching Freq. (kHz)
Output Freq. (Hz)
DC-Link Voltage (V)
Output Power (kW)
Ambient Temp. (◦ C)
Load Resistance (Ω)
Load Inductance (µH)
SiC MOSFETs

5.3

Fault Tolerant T-Type A3L-ANPC
10
10
60
60
600
1000
15
25
20.5
20.5
5
5
900
900
C2M0040120
C2M0040120

A3L-ATT
10
60
600
13.5
20.5
5
900
C2M0025120

Experimental Verification
A prototype of the fault tolerant T-Type converter topology shown in Fig.

5.1(a) was implemented by using discrete SiC MOSFETs from Cree/Wolfspeed
(C2M0040120D, 1200V/40A). Prototypes of the A3L-ANPC and A3L-ATT converters are shown in Fig. 5.7 and Fig. 5.8. The experimental parameters used for these
prototypes are shown in Table I.

Figure 5.6: Experimental prototype of the fault tolerant t-type converter

To verify the simulation results, the measured neutral-point current and
load current waveforms from the experimental setup are shown in Fig. 5.9 and
Fig. 5.10 at approximately 15kW of output power. The measured neutral point
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Figure 5.7: Experimental prototype of the customized A3L-ANPC converter, (A)
control board, (B) Phase-A leg, (C) the dc-bus bar

B

A
C
Figure 5.8: Experimental prototype of the A3L-ATT converter, (A) control board,
(B) Phase-A leg, (C) the dc-bus bar
current waveforms with the Sine-PWM-PD and the SFO-PWM-POD modulation
methods are shown in Fig. 5.9(a) and Fig. 5.10(a), respectively. For comparison
purposes, the current supplied to the load in both of the two modulation methods
are kept the same. The load currents for Sine-PWM-PD and SFO-PWM-POD are
measured and shown in Fig. 5.9(b) and Fig. 5.10(b), respectively. The experiment
results show that the neutral point current obtained with the SFO-PWM-POD is
much smaller than that with the Sine-PWM-PD method, which confirm the prior
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(a) Neutral-point current Sine-PWM PD

(b) Load current (Phase-A) Sine-PWM PD

Figure 5.9: Experimental waveforms of neutral-point-current and load current
under Sine-PWM-PD
analysis from the simulation results. In other words, SFO-PWM-POD is superior to
the other modulation methods in terms of ensuring minimal RMS current through
the NPB switches Sr2 and Sr3 resulting in minimized conduction losses.
Thermal images of the NPB switches (Sr2 and Sr3 ) are captured during the
experiments by using a FLIR thermal imaging infrared camera. Figure 5.11(a)
shows the infrared image of the middle switches Sr2 and Sr3 modulated by the
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(a) Neutral-point current SFO-PWM POD

(b) Load current (Phase-A) SFO-PWM POD

Figure 5.10: Experimental waveforms of neutral-point-current and load current
under SFO-PWM-POD
Sine-PWM-PD method. It can be seen that the case temperature of the switches is
65.8◦ C after running the inverter with approximately 15kW of the load for a short
period of time. Similarly, Figure 5.11(b) shows the infrared image of the same
switches modulated by the SFO-PWM-POD method, which demonstrates that the
case temperature is 24.8◦ C after operating the converter for a long period of time
so that steady state of the thermal cycling can be obtained. By visual inspection of
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these infrared images, it is obvious that the neutral point current flowing through
the Sr2 and Sr3 is much lower when using the SFO-PWM POD modulation method.

(a) Sine-PWM PD

(b) SFO-PWM POD

Figure 5.11: Infrared Images of the NPB switches Sr2 and Sr3 at 15 kW load under
various modulation methods
5.4

Efficiency Improvement by Current Sharing Scheme
The current sharing scheme for A3L-ANPC and A3L-ATT converters were

discussed in detail in chapter 3 and chapter 4 of this dissertation. In order to investigate the effect of current sharing on A3L-ANPC converter, a series of experimental tests were performed to measure the efficiency of the converter. Table 5.2
shows the experimental test circumstances.

Table 5.2: Experimental Parameters of the A3L-ANPC converter efficiency tests
Parameter
Value
Rated power
43.46
DC-Link Voltage
690
Fundamental output frequency
60
Switching frequency
20
Modulation type
SFO POD
Load resistance
3.3
Load inductance
900

Unit
kW
V
Hz
kHz
Ω
µH
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The input and output voltages and currents were measured to calculate the
input and output powers respectively, as shown in Fig. 5.12. The A3L-ANPC
converter was tested under Sine-PWM-POD. The efficiency comparison between
the current sharing mode and normal mode for A3L-ANPC is shown in the Fig.
5.13. Fig. 5.13 proves that the current sharing scheme utilizes the switches on the
redundant leg to improve the efficiency of the A3L-ANPC converter.
The waveforms shown in Fig. 5.12 that are used to calculate the efficiency
of the A3L-ANPC converter are captured by a MSO58 oscilloscope from Tektronix.
The resolution of the analog to digital converter (ADC) on the input ports of the
MSO58 is 12 bits which limits the oscilloscope’s capability to capture very high resolution data for accurate efficiency calculation. As an example for comparison, the
ADC resolution of the input ports of a precision power analyzer from Yokogawa
(WT5000 model) is 18 bits. Moreover it offers fiber optic isolation in voltage measurement that guarantees an accuracy of 0.03%. A 12 bit ADC with a maximum
input if 1000V can resolve the measurement into 244.14mV compared to 3.814mV
in a 18 bit ADC measurement.
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Figure 5.12: Experimental waveforms of the fault-tolerant A3L-ANPC converter
for efficiency measurement. Waveforms based on modulation index of 1. Time
base is 20ms/div. Modulation scheme of Sine-PWM-POD

5.5

Summary
• The RMS current of the Neutral Point Bridge was investigated to improve
the efficiency of the fault-tolerant three-level power converter.

127
A3L-ANPC Sine POD

98
Current Sharing
Normal

(%)

97.5

97

96.5

96
0.5

0.55

0.6

0.65

0.7

0.75

0.8

0.85

0.9

0.95

1

m

Figure 5.13: Experimental efficiency comparison in different modulation indices.
• Four different modulation methods were considered and the neutral-point
currents were obtained for each modulation method.
• Simulation results determined that RMS current in the NPB is significantly
lower when using SFO-PWM POD method, in comparison to the three other
modulation methods.
• The experimental results validated the simulation results and confirmed that
the SFO-PWM POD is the most effective modulation method in minimizing
the neutral-point current and the associated conduction losses in the NPB
switches.
• Thermal inspection of NPB switches Sr2 and Sr3 in the converter proved that
the neutral-point current (RMS) and the related thermal stress is much lower
if the converter is modulated by the SFO-PWM POD method.
• Experimental tests proved that the current sharing scheme utilizes the switches
on the redundant leg to improve the efficiency of the A3L-ANPC converter.
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CHAPTER 6
LOSS CHARACTERIZATION OF SIC MOSFET MODULE FOR
HIGH-POWER HIGH-FREQUENCY APPLICATIONS
6.1

Introduction
Wide bandgap switching devices such as Silicon Carbide (SiC) switches are

revolutionizing the power electronics industry resulting in higher efficiency and
power density. As yields have increased and prices decreased, SiC power devices
proved themselves to be among the most efficient and fastest power switching
devices available [49]. Adopting SiC power semiconductor technology is essential
to the design of efficient and lightweight power converters.
Although SiC power semiconductors have many benefits over traditional
Silicon (Si) counterparts, additional consideration must be given during utilization of these devices due to their extremely fast voltage and current transitions.
Fast switching transitions in a SiC MOSFET can be up to 5-10 times higher di/dt
in comparison to Si based devices. Higher di/dt combined with the stray inductance in commutation loops of power converters (V=Ldi/dt) can result in higher
voltage overshoots that may exceed the breakdown voltage of the device as well
as significantly increased switching losses. Therefore, minimizing the stray inductance in commutation paths of power converter topologies is of paramount
importance [133, 134].
In order to design a high power density converter, it is essential to fully
characterize the switching losses of the SiC MOSFETs. Soft switching techniques
can be utilized over hard switching to further reduce the switching losses. Soft
switching and hard switching loss behaviour of different SiC MOSFETs were investigated in [135–142], presenting device characteristics and highlighting electrical and calorimetric methods to characterize devices.
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High-power low-inductance SiC MOSFET modules have become commercially available in the marketplace and been adopted into industrial applications
in recent years. A widely used SiC MOSFET module, CAS325M12HM2 from
CREE/Wolfspeed, offers low internal stray inductance of 5nH due to its compact
structure as shown in Fig. 6.1. The thermal characteristic of the module is investigated in [143, 144]. The internal inductance of another SiC MOSFET module from
CREE/Wolfspeed, CAS300M12BM2, with dimensions of 62mm x 106mm x 30mm,
has a module stray inductance of 15 nH, which is three times higher than the 65
mm x 110 mm x 10 mm package of the CAS325M12HM2.
Conventional high power converters are typically operated from hundreds
of Hz to a few kHz region due to device and thermal constraints. With the advent of SiC devices, the switching frequency can be increased from tens of kHz
to approximately one hundred kHz in high power applications. Increasing frequency can significantly reduce the size of passive devices such as filter inductors,
resulting in compact, lightweight, and cost effective power converters. Instead
of using SiC power modules as drop-in replacements to Si based modules in traditional power converter topologies, the switching limit of SiC CAS325M12HM2
power module will be explored to characterize the limits and feasibility for very

Figure 6.1: The SiC MOSFET half-bridge module (CREE/Wolfspeed
CAS325M12HM2).
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high switching frequency (200kHz - 1000kHz) in high power converters.
In this dissertation, the conduction and switching losses are acquired through
intensive experiments. The switching losses are investigated for both hard and soft
switching techniques. A power budget of the module is established and the upper
switching limit is determined based on critical variables. Furthermore, to reduce
the voltage spikes during the switching transients, a multi-layer (laminated) bus
bar structure is opted to minimize the loop inductance and to increase span of the
current range for the experiments. To determine the bus bar inductance, electromagnetic analysis is carried out by using the ANSYS Q3D extractor software tool.
6.2

Hard Switching
Characterization of power losses in the semiconductor devices is very crit-

ical to predict the efficiency of the related power converters at various operating
points. Typically, semiconductor manufacturers provide minimal loss data in the
device datasheet to demonstrate the superior performance of the devices and maximize the market competitiveness. However, in practice, since the power converters are operated in a wide verity of operating points and different conditions, it
is important to characterize the semiconductor devices in a vast range of voltage,
current and temperature. The device under investigation here is the SiC MOSFET
module CAS325M12HM2 with electrical ratings of 1200V and 325A.
In order to characterize the switching losses of semiconductor devices, typically double pulse tests need to be conducted on the devices. The circuit diagram
of the double pulse test setup is shown in Fig. 6.2, and the hardware prototype
was built and shown in Fig. 6.3. The voltage of the double pulse setup was swept
from 100V to 1000V in steps of 100V. Likewise, the current in the double pulse
test was stepped from 100A to 450A in steps of 50A. Gate drivers CGD15HB62LP
were used to drive the half-bridge SiC MOSFET module with +20V for gate turn-
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Figure 6.2: Circuit diagram of the double pulse test setup.
on and -5V for turn-off. A microcontroller C2000 launchpad XL TMS320F28379D
was used to generate the PWM signals to the gate driver. A 20 µH custom wound
inductor with minimal interwinding capacitance was used as a load.
Generally, any slight delay between the switching current and voltage measurement in the double pulse tests will affect the loss measurement because of
the high switching speed of the SiC MOSFET. Therefore, a co-axial ultra-low inductance shunt resistor (W-2-0025-4FC) was used for current measurement and
a Tektronix TPP0850 single-ended high voltage probe (800MHz bandwidth) was
connected to a Tektronix MSO58 oscilloscope to accurately measure the device
voltages. The results were taken at an ambient temperature of 22 ◦C for the following gate resistors: 5 Ω, 3.75 Ω, 2.5 Ω, and 1.5 Ω.
Fig. 6.4 depicts the 3-D switching losses at different voltage and current
operating points with different gate resistors. The switching losses are increased as
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Figure 6.3: Experimental setup for evaluating CAS325M12HM2 SiC module - A)
gate driver, B) high current low inductance shunt, C) capacitor of resonant tank,
D) rectifier, E) inductor of resonant tank, F) DCbus capacitance, G) oscilloscope,
H) High bandwidth single ended voltage probe, I) TI Processor/Controller
the voltage or current is increased. Fig. 6.5 and Fig. 6.6 illustrate the 2-D switching
losses at different operating points of voltage and current at junction temperatures
of 22 ◦C and 175 ◦C, respectively.
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Figure 6.4: Hard switching losses at various current and voltage operating points.
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Figure 6.5: Hard switching data of the SiC MOSFET module at TJ = 22◦ .
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Figure 6.6: Hard switching data of the SiC MOSFET module at TJ = 175◦ .
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The total power dissipation PD in the SiC module is the sum of the conduction loss Pcond and the switching loss Psw , which can be expressed as follows:
PD = Pcond + Psw

(6.1)

The conduction loss (PD ) is defined by the I 2 R of the SiC MOSFET and
the switching loss (Psw ) is the total switching energy of a cycle multiplied by the
switching frequency:
PD = Rds,on I 2 + Etotal f sw

(6.2)

The maximum power dissipation (PD,max ) that the SiC CAS325M12HM2
half-bridge module can endure is 1500W per switch based on its datasheet [145].
Based on the thermal resistance of the SiC module, the maximum power dissipation (1500W per switch) is permissible if the case temperature can be kept under
25◦ C and the maximum junction temperature is assumed to be 175◦ C . The Rds,on
for calculating the conduction loss Pcond is considered to be 7.6 mΩ at 175◦ C junction temperature based on the device datasheet. The total switching loses Etotal at
different voltage and current operation points are obtained at the junction temperature of 175◦ C. Therefore, the maximum switching frequency f swmax that the module can switch without exceeding the maximum junction temperature at a certain
voltage and current rating is defined by:
PD,max − Rds,on I 2
(6.3)
f sw,max =
Etotal
Based on the experimental loss data, the maximum switching frequency
under hard switching that the SiC CAS325M12HM2 module can be operated is
shown in Fig. 6.7 for different gate resistors. The setup is considered to run as
a buck converter with a 50% duty cycle. It is shown in Fig. 6.7 that the high
switching energies at high voltage and currents will limit the module’s capability
to operate at very high frequencies. In order to operate at high power and high
frequencies (200kHz-1000kHz), it is imperative to reduce the switching losses by
using soft switching techniques which will be presented in the following section.
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Figure 6.7: Maximum switching frequency running the SiC MOSFET module in
continuous buck converter mode with different gate resistors at TJ = 175o C.
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6.3

Soft Switching
In this section, the upper frequency operation limit of the CAS325M12HM2

SiC MOSFET module is investigated under soft switching technique. The double
pulse setup was modified with a resonant circuit to ensure soft switching of the SiC
module. The resonant circuit is designed to guarantee that the module is switching
at zero current. The resonant circuit is comprised of a LC tank, a fast diode bridge
and a resistive load shown in Fig. 6.8.
CAS325M12HM2

Vd
2

Sa1

L

C
CL

Vd
2

RL

Sa2

Figure 6.8: Circuit diagram of the soft switching test setup.
The microprocessor was programmed to switch the half-bridge module at
the resonant frequency resulting in sinusoidal current waveform in the LC tank.
The current through the Sa2 and the voltage across it is shown in Fig. 6.9 and
Fig. 6.10. The tests are performed at 900V with a gate resistance of R g =3.75Ω.
The waveforms are shown in 250A, 400A and 450A of the SiC MOSFET current
and switching frequencies of 170.1kHz, 168.3kHz and 307kHz with deadbands of
125ns and 200ns. The power processed by the CAS325M12HM2 module in Fig.
6.9(a) and Fig. 6.9(b) for 250A peak current is 71.6 kW, while the power is 114.6
kW for 400A peak current as shown in Fig. 6.9(c) and Fig. 6.9(d). Lastly, the power
for 450A peak current is 128.9 kW in Fig. 6.10(a) and Fig. 6.10(b).
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Figure 6.9: Measured switching voltage and current waveforms of the SiC
module soft switching around f sw = 170.1 kHz, R g = 3.75Ω, Vds = 900 V
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Figure 6.10: Measured switching voltage and current waveforms of the SiC
module soft switching around f sw = 307 kHz, R g = 3.75Ω, Vds = 900 V
It can be seen from Fig. 6.9 that the SiC MOSFET is not switching at exactly zero current. This is because the parasitic drain-source capacitance of the
SiC MOSFET and the anti-parallel diode interacts with the parasitic capacitance of
the other MOSFET in the deadband duration. The soft switching energy is highly
dependent of the charge of the mentioned parasitic capacitance. Therefore, the
switching losses under the soft switching is dominated by the parasitic capacitance charge of the semiconductor devices. In some cases where the falling and
rising time of the SiC MOSFET is close to the deadband duration, increasing the
deadband can make the current switch closer to zero resulting in further decreased
switching loss.
Fig. 6.11 compares the soft switching and hard switching losses of the
CAS325M12HM2 SiC MOSFET module at an operating voltage of 900V and cur-
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(a) Soft switching total losses ( f sw = 170.1 kHz) at various dead times vs hard switching losses
at R g = 3.75Ω, Vds = 900 V, Îds = 250 A, f = 170.1 kHz.
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(b) Soft switching total losses ( f sw = 168.3 kHz) at various dead times vs hard switching losses
at R g = 3.75Ω, Vds = 900 V, Îds = 400 A.

Figure 6.11: Soft switching energy data of the SiC MOSFET module at various
switching frequency and current.
rent of 250A and 400A. The low switching energy of the soft switching over hard
switching allows power converters to be operated at very high frequencies which
is not feasible in conventional high power converters.
Power electronics designers usually adopt the design approaches that minimize the size of passive elements in the circuit. One of the major factors in min-
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imizing the passive elements is to increase the frequency in the circuit. High frequencies generate more switching losses in the power semiconductor that leads
to more power dissipation in the device. Power semiconductor datasheets usually define a certain limit for power dissipation per device. Therefore, it is very
important to be able to calculate the maximum operating frequency under soft
switching at a certain operating current without exceeding the maximum power
dissipation of the device. The total power dissipation of the devices (calculated
from Eq. 6.4) is the sum of conduction and switching losses. Conduction losses
are the RI 2 losses of the device and switching losses are the operating frequency
multiplied by the total switching losses that is shown in Eq. 6.5. The worst case
Rds,on for the CAS325M12HM2 module is 7.6mΩ which occurs when the junction
temperature reaches 175◦ C. The maximum allowable power dissipation (PD,max ) is
1500W based on the device datasheet. The Eq. 6.6 is generated by replacing the
PD,max and the worst case Rds,on . The Eq. 6.7 is written in the form of Etotal = f ( Ids )
by rearranging the Eq. 6.6 considering that the f sw is a fixed number.

PD = Pcond + Psw

(6.4)

2
PD,max = Ids
Rds,on + Etotal . f sw

(6.5)

2
1500 = Ids
0.0076 + Etotal . f sw

(6.6)

Etotal

2 .0.0076
1500 − Ids
=
f sw

(6.7)

Fig.6.12 shows the total switching loss Vs. current of the CAS325M12HM2
SiC module under soft switching at three different operating frequencies with a
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1.5Ω gate resistor. The tests were iterated with nine different deadbands for the
same dc-link voltage and gate resistor for each frequency. Plotting the Eq. 6.7
curve in Fig.6.12 with its associated frequency will result in two green and red sections in the figures. Green section is the area where the power dissipation will not
exceed the 1500W. Keeping the operating point of the system in the green section
will ensure that the CAS325M12HM2 SiC module is within its allowable power
dissipation. The intersection of the loss curve with the green-red border line is
the maximum peak current allowed for the SiC device at a certain frequency and
deadband.
For example, the maximum device current at 130ns deadband and 322kHz
is calculated to be 350A from Fig. 6.12(a) under soft switching. Fig. 6.12(b) illustrates that for a deadband of 130ns at 356kHz the maximum device current is
280A. Fig. 6.12(c) proves that the CAS325M12HM2 SiC module is not capable of
switching at 422kHz without exceeding the power dissipation limit of the device.
That is because there is not an intersection between the border line and the loss
curves.
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Figure 6.12: Soft switching losses measured at different frequencies, R g = 1.5Ω,
Vds = 1000 V
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6.4

Dynamic Power Recirculator Design for Calorimetric Loss Characterization of the SiC MOSFET Modules
Generally, calorimetric tests are used to validate the electrically measured

loss data of the power semiconductors. Calorimetric tests usually need the device under test to be functioning for a relatively long period of time in order to
make a temperature difference in the cooling system. The amount of heat energy
transferred form the power semiconductor to cooling system should be measured
accurately. Based on the calorimetric test timing and the amount of transferred
heat, the lost power is calculated.
Running a calorimetric test on a CAS325M12HM2 SiC MOSFET module under soft switching will require a huge resistive load R L which is shown in Fig. 6.8.
With a dc-link voltage of 1000V and the peak current of 450A the processed power
by the device under test can reach up to almost 150kW. For testing more high
power SiC modules this power can reach up to a few hundred kilowatts. Since the
load power is in the range of a few hundred kilowatts, having a passive load in
the laboratory is not possible. Therefore, a recirculator circuit has been designed
to push back the energy to the DC-link so that the power supply is tasked to supply the losses of the whole system. The recirculator is basically a dynamic load
from which the power consumption level can be commanded from a controller.
The main focus of this dissertation is not designing the calorimetric tests
nor validating the electrical loss data. Therefore, the design of the recirculator will
be discussed in detail.
The resonant circuit that is designed to ensure soft switching of the SiC
module is labeled ”Device Under Test” in Fig.6.13. The resonant circuit is designed
to guarantee that the module is switching at zero current. The resonant circuit is
comprised of an LC tank, a fast Schottky SiC diode bridge shown in Fig. 6.13. The
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recirculator circuit is labeled in the Fig. 6.13.
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Recirculator Circuit

Figure 6.13: Circuit of the power recirculator

The microprocessor was programmed to switch the half-bridge module at
the resonant frequency resulting in sinusoidal current waveform in the LC tank.
The current through the Sa2 and the voltage across it is shown in Fig. 6.10. The
tests are performed at 900V with a gate resistance of R g =3.75Ω. The waveforms
are shown in 450A of the SiC MOSFET current and switching frequency of 307kHz
with deadbands of 125ns and 200ns. The power processed by the CAS325M12HM2
module in Fig. 6.10 for 450A peak current is 128.9 kW. The experimental setups for
resonant circuit was depicted in Fig. 6.3 and the experimental recirculator circuit
is shown in Fig. 6.14
The commutation loop inductance minimization is very important when
the switches in the converter are SiC MOSFETs. The minimization of the loop
inductance calls for an optimal design of the recirculator PCB acting as a bus bar.
Therefore, a multi-layered bus bar structure is designed with interleaved positive
and negative buses to negate the mutual inductance between the layers.
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B
C

A

Figure 6.14: Experimental setup for evaluating 330kW prototype of the
recirculator - A) Control board, B) Reciculator circuit, C) Inductor
The PCB is designed to be operated in the worst case conditions ,i.e., with no
active cooling or immersion medium to increases heat transfer. The design criteria
chosen is a suitable temperature (∆T ≈ 30 o C) rise above the ambient temperature
(Tamb = 22o C).
The recirculator PCB consists of 6 total layers divided into 2 groups of positive and negative buses. The total thickness of each layer is 0.2082 mm. There are
four 120 µF very low inductance film capacitors connected in parallel in order to
provide a path for high frequency currents. A 3-D model of the PCB is shown in
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Figure 6.15: 3D Model of 1/3rd MW DC-DC Power Recirculator
Fig.6.15.
The recirculator circuit is made of two half bridges. The first half bridge is
operated under a fixed duty cycle and acts as a buck converter. The output of the
buck converter is marked as V1 in Fig. 6.13. The second half bridge acts as a boost
converter and is controlled with a current mode controller. The current reference
of this controller will command the converter to push back a specific amount of
power to the dc-link. The output of the boost converter is marked as V2 in Fig.
6.13.
The high current inductor for the recirculator is designed by FEMM. The
inductor cores are made of ”Kool Mu” cores or ”distributed air gap” cores. The
inductor is made of six stacked K114LE060 cores. the conductor is eleven stacked
strips of copper and the thickness and the width of each copper strip is 0.6mm
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Figure 6.16: The flux density distribution of the Kool Mu cores
and 12mm respectively. The material characteristic of the core and the physical
geometry of the windings were entered into FEMM. The inductance at zero current
was calculated to be 38.3µH where the inductance at 500A was calculated to be
26.8µH. The flux density distribution of the Kool Mu cores are shown in Fig. 6.16.
The recirculator circuit was tested in the lab. with a 1000V dc-link voltage.
The switching frequency of the converter was 20kHz and the peak current through
the inductor was 476A. The total power that was recirculated was 334kW. The experimental voltage and current waveforms of the recirculator circuit is shown in
Fig.6.17. The experimental data proves that the designed recirculator can act as a
dynamic load to recirculate the power and it can be used to perform the calorimetric tests to validate the electrical loss data.
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Figure 6.17: Experimental Waveforms of the Power Recirculator
6.5

Summary
High switching frequency capability of semiconductor devices plays a crit-

ical role in improving the power density of power converters. In this dissertation:
• The methodology for measuring the hard switching losses was described.
• The experimental hard switching energies for different voltage and current
operating points were presented for CAS325M12HM2 SiC module.
• The maximum hard switching frequency that the module can operate was
calculated based on the hard switching energies.
• The methodology for measuring the soft switching losses was described.
• The experimental zero current switching energies for different voltage and
current operating points were presented for CAS325M12HM2 SiC module.
• A new method was introduced to determine the peak operating current of
the module under soft switching at a certain frequency without exceeding
the maximum power dissipation of the device.
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• A comparison of hard switching and soft switching losses was illustrated.
• A dynamic power recirculator was designed and tested for performing calorimetric loss characterization of the SiC MOSFET modules. (This dissertation
does not focus on validating the electrical loss data by calorimetric methods.)
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CHAPTER 7
CONCLUSIONS, CONTRIBUTIONS AND FUTURE WORK

7.1

Conclusions and Contributions
SiC technology improves the power density and efficiency of power elec-

tronic converters. However, new technologies such as SiC, raise a few reliability
concerns in industry. Such reliability concerns are more important when power
electronics are utilized within the systems with safety-critical application. These
applications include the more electric aircrafts (MEAs), uninterruptible power supplies (UPSs), high power medical instruments, and renewable energy conversion
for grid applications, electric vehicles (EVs), hybrid vehicles, and the like.
Generally, multilevel converters are more resilient against different faults
because of high number of switches and the associated redundant switching states.
In other words, multilevel converters have some inherent fault-tolerance capability.
Adding more power semiconductors to multilevel converters to increase
their fault-tolerance capability has been in the center of attention for a decade.
These topologies were discussed in detail in the literature review section of this
dissertation. In most of these topologies, the extra or redundant power semiconductors are used only during the fault and they are idle during the normal operation. Idle power components during normal operation increases the cost of the
converter and may increase the conduction losses and result in lower efficiency.
This dissertation mainly focuses on introducing two fault tolerant three
level converter topologies that are immune to most of the short and open circuit faults in power semiconductors. Moreover, these topologies utilize the redundant power semiconductors to increase the efficiency during the normal operation.
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Both A3L-ANPC and A3L-ATT converters are able to use the power semiconductor switches to reduce the resistance in the current path in the converter and contribute to the efficiency of the converter by reducing the ohmic losses. In addition,
the redundant power semiconductors that are used for this purpose are switched
under zero voltage to prevent adding more switching losses to the system.
A3L-ANPC converter is immune to any open and short circuit power semiconductor fault and can maintain the full output voltage and maximum modulation index under fault-tolerant operation. A3L-ATT converter can tolerate all the
open circuit power semiconductor faults and some of the short circuit faults and
maintain the full output voltage and the maximum modulation index.
The main difference of the A3L-ANPC and the A3L-ATT converters are the
voltage rating of the power semiconductors that are used. The voltage rating of
the power switches in A3L-ANPC can be chosen to be half of the dc-link voltage.
This characteristic makes A3L-ANPC a suitable candidate for medium voltage applications. The power switches in A3L-ATT must be able to tolerate the full dc-link
voltage. Therefore, A3L-ATT is practically more suitable for low voltage applications.
The second focus of this dissertation is on the loss characterization of SiC
MOSFETs that are used in different power converter topologies. The purpose
of the loss characterization is to determine the operating frequency limit of the
SiC modules at a certain current and voltage under either soft or hard switching
techniques. The research on SiC MOSFET module characterization is based on an
ARPA-E funded project.
The hard switching loss analysis on a SiC half bridge power module from
Wolfspeed (CAS325M12HM2) with 1200V and 325A ratings indicated that very
high operating frequencies (200-1000 kHz) are not possible near the current rating
of the module. Therefore, soft switching (zero current switching) loss analysis
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were performed on the SiC CAS325M12HM2 module. The comparison of the soft
and hard switching losses for CAS325M12HM2 module confirm almost an order
of magnitude of reduction of switching losses.
By utilizing a new method, the peak operating current of the module under
soft switching at a certain frequency was calculated in order to prevent the module
losses to exceed the maximum power dissipation of the device. This method confirms that the maximum half-cycle sinusoidal device current at 130ns deadband
and 322kHz is 330A for SiC CAS325M12HM2 module. Moreover, by increasing
the frequency to 356kHz at the same deadband, the maximum allowable half-cycle
current is 280A. The introduced method utilizes the experimental soft switching
loss data to determine accurate current derating for SiC CAS325M12HM2 module
at different operating frequencies.
The best way of validating electrical loss data is the calorimetric loss tests.
Calorimetric loss tests need the converter to be functioning for a relatively long
time which demands load resistors that could dissipate a few hundred kilowatts of
power in the laboratory. In order to facilitate the calorimetric loss characterization
of the SiC module, a dynamic power recirculator was designed to push back the
power to the input dc-link. The power recirculation ensures that the power supply
just feeds the system losses and does not have to supply a few hundred kilowatts.
The recirculator circuit helps the device under test to run continuously to make the
cooling system reach its steady state circumstances for the calorimetric tests. This
dissertation does not focus on validating the electrical loss data by calorimetric
methods. The power recirculator was successfully tested at a dc-link voltage of
1000V and circulated average power of 334kW.
The publications of the author that is directly related to the work in dissertation are listed below:
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AUTHOR’S TOPIC RELATED PUBLICATIONS

[1] R. Katebi, J. He, and N. Weise, “Investigation of fault-tolerant capabilities in
an advanced three-level active t-type converter,” IEEE Journal of Emerging and
Selected Topics in Power Electronics, vol. 7, no. 1, pp. 446–457, 2019.
[2] R. Katebi, J. He, W. A. Khan, and N. Weise, “Efficiency improvement of faulttolerant three-level power converters,” in 2018 IEEE Transportation Electrification Conference and Expo (ITEC). IEEE, 2018, pp. 1054–1059.
[3] R. Katebi, J. He, and N. Weise, “Advanced three-level active neutral-point
clamped converter with improved fault-tolerant capabilities,” IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1–1, 2017.
[4] R. Katebi, A. Stark, J. He, and N. Weise, “Advanced three level active neutral
point converter with fault tolerant capabilities,” in 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Sept 2016, pp. 1–7.
[5] J. He, N. A. O. Demerdash, N. Weise, and R. Katebi, “A fast on-line diagnostic
method for open-circuit switch faults in sic-mosfet-based t-type multilevel
inverters,” IEEE Transactions on Industry Applications, vol. 53, no. 3, pp. 2948–
2958, May 2017.
[6] J. He, R. Katebi, N. Weise, N. A. O. Demerdash, and L. Wei, “A fault-tolerant ttype multilevel inverter topology with increased overload capability and softswitching characteristics,” IEEE Transactions on Industry Applications, vol. 53,
no. 3, pp. 2826–2839, May 2017.
[7] J. He, N. Weise, R. Katebi, L. Wei, and N. Demerdash, “A fault-tolerant t-type
multilevel inverter topology with soft-switching capability based on si and
sic hybrid phase legs,” in 2016 IEEE Energy Conversion Congress and Exposition
(ECCE), Sept 2016, pp. 1–7.
[8] J. He, H. Chen, R. Katebi, N. Weise, and N. A. Demerdash, “Mitigation of
uneven surge voltage stress on stator windings of induction motors fed by
sic-mosfet-based adjustable speed drives,” in 2017 IEEE International Electric
Machines and Drives Conference (IEMDC). IEEE, 2017, pp. 1–7.
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7.2

Future Work
Numerous research opportunities appeared as a result of this work, which

are listed as follows:
• Experimental efficiency comparison of conventional ANPC converter with
A3L-ANPC with/without current sharing
• Experimental efficiency comparison of conventional active T-Type converter
with A3L-ATT with/without current sharing
• Investigating the effect of different modulation schemes (such as DPWM) on
neutral point current RMS and the efficiency of the A3L-ANPC and A3L-ATT
converters
• Investigating the effect of different switching frequency on efficiency of the
3L-ANPC and A3L-ATT converters and validating the effectiveness current
sharing scheme
• Investigating zero voltage switching (ZVS) topologies in loss characterization of SiC MOSFET module at very high frequencies in order to minimize
the losses incurred by drian-source capacitance charge/discharge
• Performing calorimetric tests under hard and soft switching techniques to
validate the the electrical loss data
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APPENDIX A
SPECIFICATION AND DESIGN OF PROTOTYPES

A.1

Control and Sensor Boards
The control and sensor boards are used to command the Power electronic

prototypes in this dissertation. The first version of the control board designed for
controlling the A3L-ANPC and A3L-ATT converter is shown in Fig. A.1. The
major components of the system are : A) TMS320F28377D Delfino form Texas Instruments B) Differential PWM outputs C) Voltage sensors from LEM D) Current
sensors form Allegro

B

A

C

D

Figure A.1: control and sensor board ver1.0
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The control boards use the current and voltage sensors to read the different
current and voltages in the topologies and the processor uses this feedback data to
change or correct the PWM pulses. The control boards are capable of outputting
single ended or differential PWM signals. The second and improved version of the
control board is shown in Fig. A.2. The major components of the system are : A)
LEM Voltage sensors B) F28379D LaunchPad form Texas Instruments C) Current
sensors D) Differential inputs and outputs E) Single ended inputs and outputs F)
RS232 and RS485 communication ports

A

D

B
C
E

F

Figure A.2: control and sensor board ver2.0
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The processor board used for the second version of the control board is the
LAUNCHXL-F28379D from Texas Instruments. Different parts of the processor
board is shown in Fig.A.3

Figure A.3: LAUNCHXL-F28379D Board Overview [162]

A.2

Gate Drivers
Fig.A.4 shows the gate drive circuitry for A3L-ANPC and A3L-ATT con-

verter that were experimentally tested in this dissertation.
Fig. A.5 shows the commercial gate driver made by CREE/Wolfspeed used
to perform the double pulse testing in Chapter 6.
The 1 MHz gate driver has been designed in Altium Designer. The first built
revision is shown in Fig. A.6(a) and Fig. A.6(b). Major systems on the top side of
the gate driver are as follows: A) Gate driver buffer, B) Murata power supply, C)
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Figure A.4: Gate drive circuitry for A3L-ANPC and A3L-ATT converter

(a) Gate driver top side

(b) Gate driver bottom side

Figure A.5: Commercial CREE/Wolfspeed Gate Driver
TI21520 isolated gate driver, D) high side gate driver, E) low side gate driver. Major
systems on the bottom side of the gate driver are as follows: A) digital isolater, B)
low voltage logic side, C) low side gate driver, D) high side gate driver.
The gate driver as tested driving a capacitor load at 1MHz. The results are
shown in Fig. A.7. The delay is less than 60ns from the control board to the gatesource of the SiC module and the pulse width distortion is less than 0.5%. The
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desaturation logic was tested and it properly turns off the SiC MOSFET in under
1us.

D

E

D

C

A

A
C
B
B
(a) Gate driver top side

(b) Gate driver bottom side

Figure A.6: 1st Revision of 1MHz Gate Driver

Vgs
5V/div
60ns
200ns/div
PWD≤ 0.5%
Vsig
1V/div
f sw = 1MHz
Figure A.7: 1st Revision of 1MHz Gate Driver
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APPENDIX B
SPECIFICATION OF EQUIPMENT FOR EXPERIMENTAL VERIFICATION

B.1

Oscilloscopes
The MSO58 oscilloscope from Tektronix was used to perform some of the

tests in this dissertation is shown in Fig.B.1. The sampling rate of this oscilloscope
is 5GS/s and the bandwidth is 500MHz. MSO58 has the ability to process the
signals from 4 channels at the same time.

Figure B.1: Tektronix MSO58 oscilloscope

The DPO5054B oscilloscope from Tektronix was used to perform some of
the tests in this dissertation is shown in Fig.B.2. The sampling rate of this oscilloscope is 6.25GS/s and the bandwidth is 1GHz. MSO58 has the ability to process
the signals from 8 channels at the same time.
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Figure B.2: Tektronix DPO5054B oscilloscope
B.2

B.2.1

Voltage and Current Measurement Devices

Single-Ended Probes
A high voltage single-ended probe is typically used for measuring ground

referenced signals up to 40 kV. However, some single-ended probes are designed
for instruments with isolated or floating inputs for measurements that are not
ground referenced. Typically, probes with a low input capacitance specification
(under 4pF) should be used to minimize the probe’s loading effect on the circuit.
Basically, a probe with lower input capacitance will offer higher input impedance
at higher frequencies. TPP0850 single ended 800MHz probe as shown in Fig.
B.3 was used to measure the drain to source voltage of the lower MOSFET in
CAS300M12BM2 SiC module in Chapter 6. The BNC adaptor is used to connect
the probe tip to the PCB to measure the voltage. The reason to use this probe is the
extremely low delay time of this probe which becomes important when calculating
the switching losses of SiC MOSFETs. That is because the SiC switching times are
close to delay times of the low bandwidth probes which can cause a substantial
error in calculating switching losses.
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Figure B.3: High voltage single-ended probe
B.2.2

Differential Probes
High voltage differential probes are used for measuring the voltage differ-

ence between two test points where neither test point is at ground. High voltage
differential probes can be used for measuring signals in the kV rang. These probes
are the best choice for making non-ground referenced, floating or isolated measurements in large part due to their common mode rejection capability. Three
different models of differential probes from Tektronix was used to get perform
the experimental tests in this dissertation which are: THDP0100, THDP0200 and
TMDP0200. THDP0100 differential probe is shown in Fig. B.4.Key performance
specifications of these probes are:
• Bandwidths up to 200 MHz
• Up to 6000 V differential (DC + pk AC)
• Up to 2300 V common (RMS)
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Figure B.4: High voltage differential probe from Tektronix

B.2.3

IsoVu High Voltage Differential Probe Optically Isolated
The Tektronix TIVH08 IsoVu high voltage differential probe is isolated from

the oscilloscope with fiber optics.The bandwidth of the probe is 800 MHz, and it
has a 3m fiber optic cable that offers galvanically isolated measurement solutions
for differential signals up to +/-2500V in the presence of large common mode voltages with common mode rejection performance across its bandwidth.

Figure B.5: IsoVu High Voltage Differential Probe Optically Isolated

182
B.2.4

Rogowski Coils for Current Measurement
A Rogowski coil, named after Walter Rogowski, is an electrical device for

measuring alternating current (AC) or high-speed current pulses. It consists of a
helical coil of wire with the lead from one end returning through the centre of the
coil to the other end, so that both terminals are at the same end of the coil. The
whole assembly is then wrapped around the straight conductor whose current is
to be measured. There is no metal (iron) core. The winding density, the diameter
of the coil and the rigidity of the winding are critical for preserving immunity to
external fields and low sensitivity to the positioning of the measured conductor.
Since the voltage that is induced in the coil is proportional to the rate of change
(derivative) of current in the straight conductor, the output of the Rogowski coil
is usually connected to an electrical (or electronic) integrator circuit to provide an
output signal that is proportional to the current [161].
six different kinds of Rogowski coils from PEM was used to obtain current
measurements in this dissertation which are:
• CWTMini HF15B
• CWTMini 3B
• CWTUM 1 B
• CWTUM 06 B
• CWTUM 03 B
• LFR 03 3
The CWTMini 3B is shown in Fig. B.6.
B.2.5

Current Probe Clamp
This type of current probe is for a broadest range of AC/DC and AC-only

current measurement. The bandwidth of the measurement can be up to 120 MHz
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Figure B.6: Rogowski coil for current measurement from PEM
and the current rating can go as high as 1000A RMS. Basically, the noise immunity
of this kind of probe is better than the Rogowski counterparts. The model that is
used for some current measurements in this dissertation is TCP0150 that is shown
in Fig. B.7. TCP0150 has current rating of 150A and the peak current can go up too
500A. The bandwidth of the TCP0150 current probe is 20MHz.

Figure B.7: TCP0150 current probe from Tektronix
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B.2.6

Shunt Resistor for Current Measurement
The current viewing resistors or shunt resistors are one of the most accurate

ways to measure the high frequency current due to their very low inductance. The
current viewing resistor must have a very low inherent inductance.
The current viewing resistor used in this dissertation is W-2-0025-4FC from
T&M Research and it is shown in Fig. B.8. The maximum energy that W-2-00254FC can tolerate is 60 joules. W-2-0025-4FC has a resistance of 0.0024860Ω. This
current viewing resistor has a BNC connector that makes the connection to the
oscilloscope convenient with a shielded cable.

Figure B.8: Shunt resistor for accurate current measurement

